NDLI: Towards an efficient assertion based verification of SystemC designs

Content Provider	IEEE Xplore Digital Library
Author	Habibi, A. Tahar, S.
Copyright Year	2004
Description	Author affiliation: Concordia Univ., Montreal, Que., Canada (Habibi, A.; Tahar, S.)
Abstract	In this paper, we present an approach to verify efficiently assertions added on top of the SystemC library and based on the property specification language (PSL). In order to improve the assertion coverage, we also propose an approach based on both static code analysis and genetic algorithms. Static code analysis will help generate a dependency relation between inputs and assertion parameters as well as define the ranges of inputs affecting the assertion. The genetic algorithm will optimize the test generation to get more efficient coverage of the assertion. Experimental results illustrate the efficiency of our approach compared to random simulation.
Sponsorship	IEEE Comput. Soc. Test Technol. Tech. Council IEEE Comput. Soc. Design Autom. Tech. Comm
Starting Page	19
Ending Page	22
File Size	463030
Page Count	4
File Format	PDF
ISBN	0780387147
ISSN	15526674
DOI	10.1109/HLDVT.2004.1431224
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-11-10
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Object oriented modeling Testing Libraries Genetic algorithms DNA Algorithm design and analysis Specification languages System-level design Computer architecture Hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and verification of SystemC transaction-level models

A Transaction Level Assertion Verification Framework in SystemC: An Application Study

Assertion based verification of PSL for SystemC designs

Aspect-based ABV for SystemC transaction level models

The UniTESK Approach to Specification-Based Validation of Hardware Designs

Efficient Assertion Based Verification using TLM

Towards an Efficient Assertion Based Verification of SystemC Designs

Enhancing a simulation environment for computer architecture to a SystemC based testbench tool for design verification

Object-oriented high level synthesis based on SystemC

Towards an efficient assertion based verification of SystemC designs

Similar Documents

Design and verification of SystemC transaction-level models

A Transaction Level Assertion Verification Framework in SystemC: An Application Study

Assertion based verification of PSL for SystemC designs

Aspect-based ABV for SystemC transaction level models

The UniTESK Approach to Specification-Based Validation of Hardware Designs

Efficient Assertion Based Verification using TLM

Towards an Efficient Assertion Based Verification of SystemC Designs

Enhancing a simulation environment for computer architecture to a SystemC based testbench tool for design verification

Object-oriented high level synthesis based on SystemC

Towards an efficient assertion based verification of SystemC designs