NDLI: High temperature die-attach effects on die stresses

Content Provider	IEEE Xplore Digital Library
Author	Shun-Tien Lin Benoit, J.T. Grzybowski, R.R. Zou, Y. Suhling, J.C. Jaeger, R.C.
Copyright Year	1998
Description	Author affiliation: United Technol. Res. Center, East Hartford, CT, USA (Shun-Tien Lin)
Abstract	Mechanical stresses in the die attach assembly of a microelectronic package can cause component failure through various failure mechanisms due to microcracks, voids, and other defects in the die and attachment materials. These stresses are often thermally-induced during manufacture, test, storage, and operation. The stresses can be significantly affected by die-attach adhesives. To achieve reliable electronic packaging, the selection of die attach material becomes critical. In this paper, special (111) silicon stress test chips containing an array of piezoresistive sensor rosettes have been applied to 281-pin ceramic PGA (pin grid array) packages. The test chips contain optimized eight element dual polarity rosettes which are uniquely capable of evaluating the complete stress state at points on the surface of the die. Calibrated and characterized test chips were attached to the PGA packages using silver/glass type of adhesives. The resistance of the sensors before and after die attachment was recorded at room temperature. The thermal stresses at sites on the die surface after die attachment have been calculated using the measured resistance changes and piezoresistive theory. The comparison of die stresses caused by different die-attach materials has been made. Radius of curvature (ROC) measurements were also conducted using the same PGA packages and the results were correlated with the die stress measurements. In addition, three-dimensional finite element simulations of the PGA packages were performed, and the stress predictions were correlated with the experimental test chip data.
Starting Page	61
Ending Page	67
File Size	713700
Page Count	7
File Format	PDF
ISBN	0780345401
DOI	10.1109/HITEC.1998.678199
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-06-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Temperature Thermal stresses Electronics packaging Testing Sensor arrays Electronic packaging thermal management Surface resistance Stress measurement Microassembly Piezoresistance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in