NDLI: Thermal analysis and characterization of thermally shunted AlGaAs/GaAs heterojunction bipolar transistors

Content Provider	IEEE Xplore Digital Library
Author	Liou, L.L. Barlage, D. Barrette, J. Bozada, C. Dettmer, R. Jenkins, T. Lee, R. Mack, M. Sewell, J.
Copyright Year	1997
Description	Author affiliation: Solid State Electron. Directorate, Wright Lab., Wright-Patterson AFB, OH, USA (Liou, L.L.; Barlage, D.; Barrette, J.; Bozada, C.; Dettmer, R.; Jenkins, T.; Lee, R.; Mack, M.; Sewell, J.)
Abstract	Analytical models were developed for thermal analysis of thermally-shunted heterojunction bipolar transistors. The dependence of junction temperature on thermal shunt landing pad geometry was determined using a transmission-line-like model. Assuming a nearest neighbor approximation, self-induced and coupled thermal resistances were calculated, and an equivalent thermal circuit was developed. The temperature distribution of the multiple-emitter element thermally-shunted devices was calculated and discussed. The presented model gives a guideline for thermal shunt design. Thermally-shunted devices with different emitter designs were fabricated and tested. Thermal resistances for both emitter bar and circular dot-array designs are smaller than those reported for non-thermal shunt devices by 25 to 50%. The analytical model found good agreement with the experimental measurements of fabricated devices.
Starting Page	563
Ending Page	572
File Size	773220
Page Count	10
File Format	PDF
ISBN	0780339703
ISSN	10794700
DOI	10.1109/CORNEL.1995.482553
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-08-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Thermal resistance Analytical models Heterojunction bipolar transistors Temperature dependence Geometry Solid modeling Nearest neighbor searches Coupling circuits Temperature distribution Guidelines
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in