NDLI: A novel architecture for a high-performance network processing unit: Flexibility at multiple levels of abstraction

Content Provider	IEEE Xplore Digital Library
Author	Hauger, S.
Copyright Year	2009
Description	Author affiliation: Institute of Communication Networks and Computer Engineering (IKR), Universität Stuttgart, Pfaffenwaldring 47, 70569, Germany (Hauger, S.)
Abstract	Network processing devices in future, high-speed network nodes have to be capable of processing several hundred million packets per second. Additionally, they have to be easily adaptable to new processing tasks due to the introduction of new services or protocols. Field programmable gate arrays (FPGAs) and network processors are suitable devices fulfilling these requirements: The former offer configurability at registertransfer level providing fine grain adaptability to unforeseen processing requirements and a high processing power. The latter are programmed at the more abstract software level and support high-speed execution of their fixed set of instructions. In this paper, we present a novel architecture for an FPGA-based highspeed network processing unit offering programmable modules at multiple levels of abstraction: register-transfer level, microcode level, software level and parameter level. A prototypical implementation demonstrates its feasibility with today's field programmable gate array devices offering a throughput of more than one hundred million minimum sized packets per second.
Starting Page	1
Ending Page	7
File Size	2799427
Page Count	7
File Format	PDF
ISBN	9781424451746
DOI	10.1109/HPSR.2009.5307421
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-06-22
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Computer architecture Prototypes Throughput Pipelines High-speed networks Protocols Ethernet networks Communication networks Computer networks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Quick-Start and XCP on a network processor: Implementation issues and performance evaluation

A PLD Architecture for High Performance Computing

A synthesizable ethernet switch with enhanced real-time features

Liquid architecture

Performance Evaluation of RISC-based SoC Platforms in Network Processing Applications

A NoC Architecture for high-speed Dynamic Partial Reconfiguration

400 Gb/s Programmable Packet Parsing on a Single FPGA

A Programmable, Maximal Throughput Architecture for Neighborhood Image Processing

Architecture of Effective High-Speed Network Stream Merger

A novel architecture for a high-performance network processing unit: Flexibility at multiple levels of abstraction

Similar Documents

Quick-Start and XCP on a network processor: Implementation issues and performance evaluation

A PLD Architecture for High Performance Computing

A synthesizable ethernet switch with enhanced real-time features

Liquid architecture

Performance Evaluation of RISC-based SoC Platforms in Network Processing Applications

A NoC Architecture for high-speed Dynamic Partial Reconfiguration

400 Gb/s Programmable Packet Parsing on a Single FPGA

A Programmable, Maximal Throughput Architecture for Neighborhood Image Processing

Architecture of Effective High-Speed Network Stream Merger

A novel architecture for a high-performance network processing unit: Flexibility at multiple levels of abstraction