NDLI: Design and measurement of channel calibration for digital array with orthogonal codes

Content Provider	IEEE Xplore Digital Library
Author	Si Qin Xiaofeng Ma Weixing Sheng
Copyright Year	2012
Description	Author affiliation: School of Electronic and Optoelectronic Engineering, Nanjing University of Science and Technology, Nanjing 210094, China (Si Qin; Xiaofeng Ma; Weixing Sheng)
Abstract	In order to realize an accurate multi-beam forming for Digital Array Radar (DAR) system, a calibration method-the Unitary Transform Encoding (UTE)-for revising the amplitude/phase imbalance among transmitting channels is proposed. This method employs set of orthogonal codes that are sequentially applied to all channels, allowing elements to be measured in-situ simultaneously by receiving a sum signal. Intermediate Frequency (IF) signal processing has turned into its key technique because it determines the precision of calibration factors. In this paper, for testing the effectiveness of UTE method on engineering application, we design a hardware circuit platform that adopts IF software radio architecture based on FPGA. The platform integrated digital-analog converters (DAC) and analogdigital converters (ADC) so that we can realize the UTE encoded-decoded processing to obtain the calibration factors. The results of measurement show that the UTE method is a fairly effective to calibrate amplitude/phase imbalance for multi-beam DAR system and the beam pattern is considerably close to ideal beam pattern after calibration.
Starting Page	1
Ending Page	4
File Size	941400
Page Count	4
File Format	PDF
ISBN	9781467321846
e-ISBN	9781467321853
DOI	10.1109/ICMMT.2012.6229966
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-05-05
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Calibration Arrays Field programmable gate arrays Encoding Phase measurement Hardware Symmetric matrices FPGA multi-beam DAR UTE method orthogonal code multi-channel amplitude/phase imbalance calibration
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Imbalance calibration of a digital beam forming array and the effect of mutual coupling on its steering

FPGA implementation of downlink DBF calibration

A high-resolution (< 10 ps RMS) 32-Channel Time-to-Digital Converter (TDC) implemented in a Field Programmable Gate Array (FPGA)

Matched filter bank implementation on FPGA for a mutually orthogonal set of ZCZ codes using hadamard and ZCZ codes

A PVT insensitive field programmable gate array time-to-digital converter

Research on onboard amplitude and phase measurement for Phased Array Antenna calibration

Code construction and FPGA implementation of a low-error-floor multi-rate low-density Parity-check code decoder

An FPGA-Based Linear All-Digital Phase-Locked Loop

High rate (3, k) regular LDPC encoder architecture

Design and measurement of channel calibration for digital array with orthogonal codes

Similar Documents

Imbalance calibration of a digital beam forming array and the effect of mutual coupling on its steering

FPGA implementation of downlink DBF calibration

A high-resolution (< 10 ps RMS) 32-Channel Time-to-Digital Converter (TDC) implemented in a Field Programmable Gate Array (FPGA)

Matched filter bank implementation on FPGA for a mutually orthogonal set of ZCZ codes using hadamard and ZCZ codes

A PVT insensitive field programmable gate array time-to-digital converter

Research on onboard amplitude and phase measurement for Phased Array Antenna calibration

Code construction and FPGA implementation of a low-error-floor multi-rate low-density Parity-check code decoder

An FPGA-Based Linear All-Digital Phase-Locked Loop

High rate (3, k) regular LDPC encoder architecture

Design and measurement of channel calibration for digital array with orthogonal codes