NDLI: Memory on a chip

Content Provider	IEEE Xplore Digital Library
Author	Ito, H. Hosokawa, C. Kudoh, S.N.
Copyright Year	2010
Description	Author affiliation: Health Research Institute, National Institute of Advanced Industrial Science and Technology (AIST), 1-8-31 Midorigaoka, Ikeda, Osaka, 563-8577, Japan (Hosokawa, C.) \|\| School of Science and Technology, Kwansei Gakuin University, 2-1Gakuen, Sanda, Hyougo, 669-1337, Japan (Ito, H.; Kudoh, S.N.)
Abstract	The rat hippocampal neurons were cultured on a dish with 64 planer micro electrodes array. Neurons reorganized a functional network, and an external inputs form outer world elicited a reproducible, particular spatiotemporal pattern of evoked action potentials. The patterns were not completely uniform for repeptive stimulation but varied slightly. We previously reported that dissociated rat hippocampal neurons possessed hysterical function in its network dynamics. The spatio-temporal electrical activity of the living neuronal network evoked by paired stimulation is quite different from one evoked by a single stimulation, suggested that the network can “memorize” an existence of precedent stimulation. In this report, the feature of this type of network hysteresis was investigated and the hysteresis was kept for at least 1s and not kept for 10s. In addition, this hysteresis was remarkable only in aged cultures with matured complex network. Network hysteresis depends on internal state of the network, generated by the autonomous activity in self-organized networks.
Starting Page	121
Ending Page	126
File Size	2074209
Page Count	6
File Format	PDF
ISBN	9781424479955
e-ISBN	9781424479979
DOI	10.1109/MHS.2010.5669566
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-11-07
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Psychology
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Predator: A predictable SDRAM memory controller

Distributed Memory Management Units Architecture for NoC-based CMPs

Dynamic on-chip memory management for chip multiprocessors

Address-Locking Cache: A Flexible on Chip Memory Implementation for Embedded System

Fast, Accurate On-Chip Data Memory Performance Estimation

Dynamic Sharing of On-Chip Scratchpad Memory on Embedded Platforms

High-performance on-chip network platform for memory-on-processor architectures

Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support

Exploiting large on-chip memory space through data recomputation

Memory on a chip

Similar Documents

Predator: A predictable SDRAM memory controller

Distributed Memory Management Units Architecture for NoC-based CMPs

Dynamic on-chip memory management for chip multiprocessors

Address-Locking Cache: A Flexible on Chip Memory Implementation for Embedded System

Fast, Accurate On-Chip Data Memory Performance Estimation

Dynamic Sharing of On-Chip Scratchpad Memory on Embedded Platforms

High-performance on-chip network platform for memory-on-processor architectures

Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support

Exploiting large on-chip memory space through data recomputation

Memory on a chip