NDLI: On the power implications of floating point addition in IIR filters

Content Provider	IEEE Xplore Digital Library
Author	Pillai, R.V.K. Al-Khalili, D. Al-Khalili, A.J.
Copyright Year	1998
Description	Author affiliation: Concordia Univ., Montreal, Que., Canada (Pillai, R.V.K.)
Abstract	In floating point DSP applications, filtering of data samples is one of the most demanding operations. While the specification driven filter design delivers transfer functions satisfying target applications, certain implementations of these transfer functions can result in filters exhibiting various undesirable artifacts. This work addresses the characterization of the relative power implications of floating point Direct form II and Transposed Direct form II IIR filters. In programmable DSP applications, (compared to Transposed Direct form II realizations), Direct form II realizations offers better power reduction as far as the power implications of the floating point adder segment of DSPs are concerned. During filtering of white noise samples, the alignment driven data path switchings of transposed realizations had been found to be around 3 to 4 times that of direct form realizations. Performance of the same experiment involving audio samples substantiates the above findings.
Starting Page	200
Ending Page	203
File Size	477009
Page Count	4
File Format	PDF
ISBN	0780349695
DOI	10.1109/ICM.1998.825599
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-12-16
Publisher Place	Tunisia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	IIR filters Digital signal processing Signal processing algorithms Transfer functions Very large scale integration Arithmetic Educational institutions Filtering White noise Semiconductor device modeling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Approximation and implementation of multidimensional digital filters

Arithmetic performane of floating point formarts available in VLSI

Floating-point arithmetic for digital signal processing

Quantization effects in the polyphase N-path IIR structure

Floating-point roundoff noises of first- and second-order sections in parallel form digital filters

Roundoff noise analysis of state-space digital filters implemented on floating-point digital signal processors

Efficient systolic array implementations of digital filtering

A high performance distributed-parallel-processor architecture for 3D IIR digital filters

A class of systolizable IIR digital filters and its design for proper scaling and minimum output roundoff noise

On the power implications of floating point addition in IIR filters

Similar Documents

Approximation and implementation of multidimensional digital filters

Arithmetic performane of floating point formarts available in VLSI

Floating-point arithmetic for digital signal processing

Quantization effects in the polyphase N-path IIR structure

Floating-point roundoff noises of first- and second-order sections in parallel form digital filters

Roundoff noise analysis of state-space digital filters implemented on floating-point digital signal processors

Efficient systolic array implementations of digital filtering

A high performance distributed-parallel-processor architecture for 3D IIR digital filters

A class of systolizable IIR digital filters and its design for proper scaling and minimum output roundoff noise

On the power implications of floating point addition in IIR filters