NDLI: Runtime power monitoring in high-end processors: methodology and empirical data

Content Provider	IEEE Xplore Digital Library
Author	Isci, C. Martonosi, M.
Copyright Year	2003
Description	Author affiliation: Dept. of Electr. Eng., Princeton Univ., NJ, USA (Isci, C.; Martonosi, M.)
Abstract	With power dissipation becoming an increasingly vexing problem across many classes of computer systems, measuring power dissipation of real, running systems has become crucial for hardware and software system research and design. Live power measurements are imperative for studies requiring execution times too long for simulation, such as thermal analysis. Furthermore, as processors become more complex and include a host of aggressive dynamic power management techniques, per-component estimates of power dissipation have become both more challenging as well as more important. In this paper we describe our technique for a coordinated measurement approach that combines real total power measurement with performance-counter-based, per-unit power estimation. The resulting tool offers live total power measurements for Intel Pentium 4 processors, and also provides power breakdowns for 22 of the major CPU subunits over minutes of SPEC2000 and desktop workload execution. As an example application, we use the generated component power breakdowns to identify program power phase behaviour. Overall, this paper demonstrates a processor power measurement and estimation methodology and also gives experiences and empirical application results that can provide a basis for future power-aware research.
Sponsorship	IEEE TC-MARCH SIGMICRO
Starting Page	93
Ending Page	104
File Size	1057473
Page Count	12
File Format	PDF
ISBN	076952043X
DOI	10.1109/MICRO.2003.1253186
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-12-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Runtime Power measurement Power dissipation Electric breakdown Computerized monitoring Software measurement Hardware Software systems Computational modeling Analytical models
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data

Runtime power monitoring in high-end processors: Methodology and empirical data (2003)

Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data

Runtime power monitoring in high-end processors: Methodology and empirical data (2003)

Run-time power estimation in high performance microprocessors

Runtime Power Monitoring in High-End Processors:

Efficient power analysis using synthetic testcases

A Generic Methodology to Derive Empirical Power Consumption Prediction Models for Multi-Core Processors

Interpreting Performance Data across Intuitive Domains

Runtime power monitoring in high-end processors: methodology and empirical data

Similar Documents

Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data

Runtime power monitoring in high-end processors: Methodology and empirical data (2003)

Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data

Runtime power monitoring in high-end processors: Methodology and empirical data (2003)

Run-time power estimation in high performance microprocessors

Runtime Power Monitoring in High-End Processors:

Efficient power analysis using synthetic testcases

A Generic Methodology to Derive Empirical Power Consumption Prediction Models for Multi-Core Processors

Interpreting Performance Data across Intuitive Domains

Runtime power monitoring in high-end processors: methodology and empirical data