NDLI: Effectiveness of matrix and pipeline FPGA-based arithmetic components of safety-related systems

Content Provider	IEEE Xplore Digital Library
Author	Drozd, J. Drozd, O. Antoshchuk, S. Kushnerov, A. Nikul, V.
Copyright Year	2015
Description	Author affiliation: Dept. of Electr. Eng., Tel-Aviv Univ., Tel-Aviv, Israel (Kushnerov, A.) \|\| Odessa Nat. Polytech. Univ., Odessa, Ukraine (Drozd, J.; Drozd, O.; Antoshchuk, S.; Nikul, V.)
Abstract	The paper is devoted to design of the digital components for safety-related instrumentation and control systems using the modern CAD tools. Traditionally, the digital components are built with matrix parallelism that reduces fault tolerance of circuits and safety of systems in their checkability. Circuits with bitwise pipeline data processing have advantage in checkability, but are considered as less efficient. Matrix and pipeline methods for multiplying the numbers are compared with respect to the ratio of throughput to complexity. To estimate the relative effectiveness of these methods the resource approach is applied. The obtained estimations are verified experimentally using the multipliers realized on FPGA. Qualitatively, the expected and experimental estimations are consistent, and the reasons of their quantitative deviations are $analyzed^{1}.$
Sponsorship	IEEE Ukraine Section
Starting Page	785
Ending Page	789
File Size	325044
Page Count	5
File Format	PDF
ISBN	9781467383592
e-ISBN	9781467383615
DOI	10.1109/IDAACS.2015.7341410
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-24
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Parallel processing Field programmable gate arrays Pipelines Table lookup Adders Arrays Complexity theory throughput safety-related system arithmetical digital component resource approach matrix and pipeline parallelism FPGA project complexity
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Pipelined FPGA Adders

SRT radix-2 dividers with (5,4) redundant representation of partial remainder

Iterative floating point computation using FPGA DSP blocks

Efficient Large Integer Squarers on FPGA

Revisiting Serial Arithmetic: A Performance and Tradeoff Analysis for Parallel Applications on Modern FPGAs

FPGA-implementation of Time-Multiplexed Multiple Constant Multiplication based on carry-save arithmetic

Using DSP block pre-adders in pipeline SDF FFT implementations in contemporary FPGAs

Enhancing FPGA Performance for Arithmetic Circuits

FPGA implementation of Fast Block LMS adaptive filter using Distributed Arithmetic for high throughput

Effectiveness of matrix and pipeline FPGA-based arithmetic components of safety-related systems

Similar Documents

Pipelined FPGA Adders

SRT radix-2 dividers with (5,4) redundant representation of partial remainder

Iterative floating point computation using FPGA DSP blocks

Efficient Large Integer Squarers on FPGA

Revisiting Serial Arithmetic: A Performance and Tradeoff Analysis for Parallel Applications on Modern FPGAs

FPGA-implementation of Time-Multiplexed Multiple Constant Multiplication based on carry-save arithmetic

Using DSP block pre-adders in pipeline SDF FFT implementations in contemporary FPGAs

Enhancing FPGA Performance for Arithmetic Circuits

FPGA implementation of Fast Block LMS adaptive filter using Distributed Arithmetic for high throughput

Effectiveness of matrix and pipeline FPGA-based arithmetic components of safety-related systems