NDLI: Influence of Stress-Induced-Leakage-Current on Reliability of HfSiOx with EOT>1.5nm and TiN Gate

Content Provider	IEEE Xplore Digital Library
Author	Jakschik, S. Kauerauf, Th. Degreave, R. Hwang, Y.N. Duschl, R. Kerber, M. Avellan, A. Kudelka, S.
Copyright Year	2006
Description	Author affiliation: Infineon Technol., Dresden (Jakschik, S.)
Abstract	Looking to reliability of high-k dielectrics, their behavior under electrical stress is very often determined by traps and charges. During the past years a strong focus of the reliability investigation was given to $HfO_{2}.$ However, especially LSTP as well as memory industry is going to use a silicon doped hafnium oxide $(HfSiO_{x}).$ Three different cases of current vs. time dependence are observed with constant voltage stress for $HfSiO_{x}.$ Often the current decreases for short stress times because of charging. This period can be followed by either barrier lowering due to electron detrapping or stress induced leakage current (SILC) (Duschl, 2006). Both mechanisms raise the current level at constant voltage. In the SILC case the increase of leakage can go step wise, whereas for barrier lowering the leakage increases gradually even on small areas. However, although barrier lowering and charging are considered to be reversible by alternating voltage polarity SILC is often not reversible because it introduces damage and high resistance break down spots in the dielectric. During measurement SILC can even remain undetected if barrier lowering and/or charging are dominant. Recently, it was shown that barrier lowering for these $HfSiO_{x}$ is the major contribution to leakage increase over stress time (Duschl, 2006). In the following paper the authors focus on the question if a small SILC contribution behind the dominant measured barrier lowering can become a reliability concern. In a first part major effects of SILC in $HfSiO_{x}$ with EOT>1.5nm and TiN gate are discussed. In a second part we analyze whether SILC damage can be hidden by barrier lowering or not. Finally we are coming to the conclusion, that a sample with leakage increase due to barrier lowering does not exhibit severe SILC in parallel
Starting Page	125
Ending Page	128
File Size	377203
Page Count	4
File Format	PDF
ISBN	1424402964
ISSN	19308841
DOI	10.1109/IRWS.2006.305225
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-16
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Tin Stress Voltage Hafnium oxide High-K gate dielectrics Silicon Electrons Leakage current Dielectric measurements Electrical resistance measurement
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Time dependent dielectric breakdown and stress induced leakage current characteristics of 8Å EOT HfO N-MOSFETS

Comparison of breakdown mechanism of HfO and HfSiOx high-k gate dielectrics with N RTA treatment on TDDB constant voltage stress

Reliability assessment of ultra-thin HfO/sub 2/ oxides with TiN gate and polysilicon-n/sup +/ gate

HF characterisation of sub-100nm UTB-FDSOI with TiN/HfO2 gate stack

Influence of gate material and stress voltage on post breakdown leakage current of high k dielectrics

Breakdown mechanism for the thin EOT Dy2O3/HfO2 dielectric

Plasma induced damage of aggressively scaled gate dielectric (EOT ≪ 1.0nm) in metal gate/high-k dielectric CMOSFETs

Ultrathin hafnium oxide with low leakage and excellent reliability for alternative gate dielectric application

Progressive Breakdown Characteristics of High-K/Metal Gate Stacks

Influence of Stress-Induced-Leakage-Current on Reliability of HfSiOx with EOT>1.5nm and TiN Gate

Similar Documents

Time dependent dielectric breakdown and stress induced leakage current characteristics of 8Å EOT HfO N-MOSFETS

Comparison of breakdown mechanism of HfO and HfSiOx high-k gate dielectrics with N RTA treatment on TDDB constant voltage stress

Reliability assessment of ultra-thin HfO/sub 2/ oxides with TiN gate and polysilicon-n/sup +/ gate

HF characterisation of sub-100nm UTB-FDSOI with TiN/HfO2 gate stack

Influence of gate material and stress voltage on post breakdown leakage current of high k dielectrics

Breakdown mechanism for the thin EOT Dy2O3/HfO2 dielectric

Plasma induced damage of aggressively scaled gate dielectric (EOT ≪ 1.0nm) in metal gate/high-k dielectric CMOSFETs

Ultrathin hafnium oxide with low leakage and excellent reliability for alternative gate dielectric application

Progressive Breakdown Characteristics of High-K/Metal Gate Stacks

Influence of Stress-Induced-Leakage-Current on Reliability of HfSiOx with EOT>1.5nm and TiN Gate