NDLI: Design criteria of digital filters for synchrophasor estimation

Content Provider	IEEE Xplore Digital Library
Author	Macii, D. Barchi, G. Petri, D.
Copyright Year	2013
Description	Author affiliation: Dept. of Inf. Eng. & Comput. Sci., Univ. of Trento, Trento, Italy (Barchi, G.) \|\| Dept. of Ind. Eng., Univ. of Trento, Trento, Italy (Macii, D.; Petri, D.)
Abstract	In the near future electrical waveforms in power networks are expected to exhibit strong amplitude and phase fluctuations caused by dynamic network topology changes and variable energy flows between loads and generators. Such fluctuations need to be constantly and accurately monitored both to optimize energy distribution and for safety and protection reasons. Nowadays, this task is typically accomplished by the so called Phasor Measurement Units (PMU), which measure the phasor of voltage and current waveforms on a common timescale synchronized to the Coordinated Universal Time (UTC). One of the most typical techniques for phasor estimation is based on digital down-conversion and filtering. This approach, although not explicitly recommended, is described in Annex C of Standard IEEE C37.118.1-2011, namely one of the main reference document for synchrophasor measurement in power systems. The same standard also reports two possible examples of filters for P-class and M-class phasor estimation. However, no specific filter design methods are provided. In this paper some guidelines for filter design are proposed on the basis of a model describing the behavior of a power waveform in both static and dynamic conditions. The reported design criteria are supported by some simulation results.
Sponsorship	IEEE Instrum. Meas. Soc.
Starting Page	1579
Ending Page	1584
File Size	330610
Page Count	6
File Format	PDF
ISBN	9781467346214
ISSN	10915281
e-ISBN	9781467346238
DOI	10.1109/I2MTC.2013.6555680
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-05-06
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Finite impulse response filters Power harmonic filters Harmonic analysis Standards Estimation Frequency modulation Fluctuations uncertainty Synchrophasor estimation power system monitoring signal processing digital filtering
Content Type	Text
Resource Type	Article
Subject	Instrumentation Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in