| Content Provider |
IEEE Xplore Digital Library |
| Author |
Blumrich, M. Chen, D. Chiu, G.L.-T. Cipolla, T. Coteus, R. Crumley, P. Gara, A. Giampapa, M.E. Hall, S. Haring, R.A. Heidelberger, R. Hoenicke, D. Kopcsay, G.V. Liebsch, T.A. Mok, L. Ohmacht, M. Salapura, V. Swetz, R. Takken, T. Vranas, R. |
| Copyright Year |
2006 |
| Description |
Author affiliation: IBM T.J. Watson Res. Center, Yorktown Heights, NY (Blumrich, M.; Chen, D.; Chiu, G.L.-T.; Cipolla, T.; Coteus, R.; Crumley, P.; Gara, A.; Giampapa, M.E.; Hall, S.; Haring, R.A.; Heidelberger, R.; Hoenicke, D.; Kopcsay, G.V.; Liebsch, T.A.; Mok, L.; Ohmacht, M.; Salapura, V.; Swetz, R.; Takken, T.; Vranas, R.) |
| Abstract |
Optimizing supercomputer performance requires a balance between objectives for processor performance, network performance, power delivery and cooling, cost and reliability. In particular, scaling a system to a large number of processors poses challenges for reliability, availability and serviceability. Given the power and thermal constraints of data centers, the BlueGene/L supercomputer has been designed with a focus on maximizing floating point operations per second per Watt (FLOPS/Watt). This results in a drastic reduction in $FLOPS/m^{2}$ floor space and FLOPS/dollar, allowing for affordable scale-up. The BlueGene/L system has been scaled to a total of 65,536 compute nodes in 64 racks. A system approach was used to minimize power at all levels, from the processor to the cooling plant. A BlueGene/L compute node consists of a single ASIC and associated memory. The ASIC integrates all system functions including processors, the memory subsystem and communication, thereby minimizing chip count, interfaces, and power dissipation. As the number of components increases, even a low failure rate per-component leads to an unacceptable system failure rate. Additional mechanisms have to be deployed to achieve sufficient reliability at the system level. In particular, the data transfer volume in the communication networks of a massively parallel system poses significant challenges on bit error rates and recovery mechanisms in the communication links. Low power dissipation and high performance, along with reliability, availability and serviceability were prime considerations in BlueGene/L hardware architecture, system design, and packaging. A high-performance software stack, consisting of operating system services, compilers, libraries and middleware, completes the system, while enhancing reliability and data integrity |
| Sponsorship |
IEEE CPS |
| Starting Page |
3 |
| Ending Page |
12 |
| File Size |
5280890 |
| Page Count |
10 |
| File Format |
PDF |
| ISBN |
0769526896 |
| ISSN |
15373223 |
| DOI |
10.1109/IWIAS.2006.22 |
| Language |
English |
| Publisher |
Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date |
2006-01-23 |
| Publisher Place |
USA |
| Access Restriction |
Subscribed |
| Rights Holder |
Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword |
Power system reliability Supercomputers Cooling Availability Application specific integrated circuits Power dissipation Telecommunication network reliability Cost function Communication networks Bit error rate |
| Content Type |
Text |
| Resource Type |
Article |
