NDLI: VLSI design af a DWT/modified efficient SPIHT based image codec

Content Provider	IEEE Xplore Digital Library
Author	Win-Bin Huang Yuan-Jui Chang Su, A.W.Y. Yau-Hwang Kuo
Copyright Year	2003
Description	Author affiliation: Dept. of Comput. Sci. & Inf. Eng., Nat. Cheng Kung Univ., Taiwan (Win-Bin Huang; Yuan-Jui Chang; Su, A.W.Y.; Yau-Hwang Kuo)
Abstract	Set partitioning in hierarchical trees (SPIHT) is a highly efficient technique for compressing discrete wavelet transform (DWT) decomposed images. Though its compression efficiency is a little less than famous embedded block coding with optimized truncation (EBCOT) adopted by JPEG2000, a codec standard for still images, SPIHT has a straightforward coding procedure and requires no tables. These make SPIHT a more appropriate algorithm for hardware implementation. In this paper, a modified SPIHT algorithm is presented. The modifications include a simplification of coefficient scanning process, a 1-D addressing method instead of the original 2-D arrangement for wavelet coefficients and a fixed memory allocation for the data lists instead of a dynamic allocation required in the original SPIHT. Though distortion is slightly increased, it enjoys an extremely fast throughput and easier hardware implementation. The gate counts of a 16-by-16 DWT/IDWT and a modified SPIHT/inv-SPIHT are 12,458 and 5,758 respectively. A complete image codec is also provided.
Sponsorship	Microsoft Res. Asia Singapore Exhibition and Convention Bureau
Starting Page	248
Ending Page	252
File Size	375249
Page Count	5
File Format	PDF
ISBN	0780381858
DOI	10.1109/ICICS.2003.1292453
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-12-15
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Discrete wavelet transforms Codecs Image coding Hardware Block codes Transform coding Code standards Wavelet coefficients Throughput
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient Data Transfer Techniques and VLSI architecture for DWT-Block Coder Integration of JPEG2000 Encoder

Efficient Line-Based VLSI Architecture for 2-D Lifting DWT

Efficient Interfacing of DWT and EBCOT in JPEG2000

Architecture for VLSI implementation of discrete cosine transform processor for video codec

Fast EBCOT Encoder Architecture for JPEG 2000

VLSI Architecture for High-Speed / Low-Power Implementation of Multilevel Lifting DWT

An Efficient Pipelined VLSI Architecture for Lifting-Based 2D-Discrete Wavelet Transform

A novel VLSI architecture for 2-D discrete wavelet transform

Efficient VLSI architecture of JPEG2000 encoder

VLSI design af a DWT/modified efficient SPIHT based image codec

Similar Documents

Efficient Data Transfer Techniques and VLSI architecture for DWT-Block Coder Integration of JPEG2000 Encoder

Efficient Line-Based VLSI Architecture for 2-D Lifting DWT

Efficient Interfacing of DWT and EBCOT in JPEG2000

Architecture for VLSI implementation of discrete cosine transform processor for video codec

Fast EBCOT Encoder Architecture for JPEG 2000

VLSI Architecture for High-Speed / Low-Power Implementation of Multilevel Lifting DWT

An Efficient Pipelined VLSI Architecture for Lifting-Based 2D-Discrete Wavelet Transform

A novel VLSI architecture for 2-D discrete wavelet transform

Efficient VLSI architecture of JPEG2000 encoder

VLSI design af a DWT/modified efficient SPIHT based image codec