NDLI: A high performance, parallel IP lookup technique using distributed memory organization

Content Provider	IEEE Xplore Digital Library
Author	Venkatesh, K. Aravind, S. Ganapath Ram, R. Srinivasan, T.
Copyright Year	2004
Description	Author affiliation: Dept. of Comput. Sci. & Eng., Sri Venkatesawara Coll. of Eng., Sriperumbudur, India (Venkatesh, K.; Aravind, S.; Ganapath Ram, R.)
Abstract	The IP lookup process is a key bottleneck in routing due to the increase in routing table size, increasing traffic and migration to IPv6 addresses. The IP routing lookup involves computation of the best matching prefix for which existing solutions, such as BSD Radix Tries, scale poorly when traffic in the router increases or when employed for IPv6 address lookups. In our paper we describe a distributed memory organization technique for the routing table, which performs extremely well for IPv6 address lookup. This mechanism provides lookup for a maximum of 16 IPv6 addresses simultaneously. We propose ternary search on hash table technique that takes an average of 6 memory accesses for IPv6 address lookup. An optimized storage mechanism for binary search on hash table scheme is also presented. Using the proposed techniques a router can achieve a much higher packet forwarding rate and throughput.
Sponsorship	IEEE Comput. Soc. Task Force on Information Technology for Business Application
Starting Page	792
Ending Page	797
File Size	1403841
Page Count	6
File Format	PDF
ISBN	0769521088
DOI	10.1109/ITCC.2004.1286565
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-04-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Routing Random access memory Educational institutions Throughput Internet IP networks Degradation Telecommunication traffic Optical fiber cables Performance analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An efficient parallel IP lookup technique using CREW based multiprocessor organization

A fast IP lookup scheme for longest-matching prefix

A fast IP routing lookup scheme for gigabit switching routers

A novel IP-routing lookup scheme and hardware architecture for multigigabit switching routers

Fast IP routing lookup with configurable processor and compressed routing table

A High Performance Parallel IP Lookup Technique Using Distributed Memory Organization and ISCB-Tree Data Structure

High-throughput IP-lookup supporting dynamic routing tables using FPGA

Fast IP table lookup and memory reduction

High Speed IP Routing Lookup Algorithm Based on RAM and TCAM

A high performance, parallel IP lookup technique using distributed memory organization

Similar Documents

An efficient parallel IP lookup technique using CREW based multiprocessor organization

A fast IP lookup scheme for longest-matching prefix

A fast IP routing lookup scheme for gigabit switching routers

A novel IP-routing lookup scheme and hardware architecture for multigigabit switching routers

Fast IP routing lookup with configurable processor and compressed routing table

A High Performance Parallel IP Lookup Technique Using Distributed Memory Organization and ISCB-Tree Data Structure

High-throughput IP-lookup supporting dynamic routing tables using FPGA

Fast IP table lookup and memory reduction

High Speed IP Routing Lookup Algorithm Based on RAM and TCAM

A high performance, parallel IP lookup technique using distributed memory organization