NDLI: A subset of the ISDN network layer protocol suitable for implementation in hardware

Content Provider	IEEE Xplore Digital Library
Author	Brown, J.J. Krzymien, W.A.
Copyright Year	1988
Description	Author affiliation: Telecommun. Res. Centre, Alberta Univ., Edmonton, Alta., Canada (Brown, J.J.; Krzymien, W.A.)
Abstract	A discussion is presented of the selection of a subset of the ISDN (integrated-services digital network) signalling system's network-layer protocol for point-to-point links suitable for processing in VLSI. A symmetric subset of the CCITT Q.931 recommendation as it stood in August 1987 is proposed. The need for bearer-channel negotiations is eliminated by using a 'two-way independent channel selection' technique in which each end of the link is master in the transmit direction and slave in the receive direction. A logical model for the signalling system's network layer processor is developed to aid in understanding the Q.931 protocol. The model also serves as the initial functional partitioning for the VLSI implementation. The key element of the model is the separation of the network-layer processor into a protocol-specific module (PSM) and an application-specific module (ASM).
Starting Page	1065
Ending Page	1071
File Size	446985
Page Count	7
File Format	PDF
ISBN	0818608331
DOI	10.1109/INFCOM.1988.13024
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-03-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	ISDN Protocols Intelligent networks Hardware Very large scale integration Signal processing Costs Switches Master-slave Application software
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of a Hierarchy-Bus Based MPSoC on FPGA

B-ISDN signalling protocol processing for large multiplexed subscriber system

Digital architecture for neural networks

Embedded protocol processor for fast and efficient packet reception

A general configurable architecture for WSI implementation for neural nets

Survey of the performance of nonblocking switches with FIFO input buffers

A VLSI implementation of multi-layer neural network with ternary activation functions and limited integer weights

An algorithm basis for systolic/Wavefront array software

High Speed FFT Processor Implementation

A subset of the ISDN network layer protocol suitable for implementation in hardware

Similar Documents

Design of a Hierarchy-Bus Based MPSoC on FPGA

B-ISDN signalling protocol processing for large multiplexed subscriber system

Digital architecture for neural networks

Embedded protocol processor for fast and efficient packet reception

A general configurable architecture for WSI implementation for neural nets

Survey of the performance of nonblocking switches with FIFO input buffers

A VLSI implementation of multi-layer neural network with ternary activation functions and limited integer weights

An algorithm basis for systolic/Wavefront array software

High Speed FFT Processor Implementation

A subset of the ISDN network layer protocol suitable for implementation in hardware