NDLI: A distributed congestion-prevention scheme for ATM switching fabrics based on buffered delta networks

Content Provider	IEEE Xplore Digital Library
Author	Chen, W.-S.E. Kim, Y.M. Lee, K.Y. Liu, M.T.
Copyright Year	1991
Description	Author affiliation: Dept. of Comput. & Inf. Sci., Ohio State Univ., Columbus, OH, USA (Chen, W.-S.E.; Kim, Y.M.)
Abstract	Existing packet combining schemes, implemented either by hardware or software, developed for hot-spot congestion-control in multiprocessors are not applicable for use in telecommunication systems. The authors propose a hot-spot prevention scheme which exploits the structural characteristics of buffered delta networks to regulate the traffic. This scheme prevents the tree saturation by controlling the flow of the packets into the network and ensures that the hot-spot traffic can be supported with little degradation to the throughput of the uniform traffic, even when more than one hot-spot exists. The scheme retains all the desirable properties, including packet order preserving, of buffered delta networks, and is shown by simulations to be highly effective under either light or heavy hot-spot traffic. Since no a priori knowledge of the traffic patterns is required, the proposed scheme can be applied equally well to buffered delta networks in multiprocessors and telecommunication systems.
Starting Page	304
Ending Page	313
File Size	926133
Page Count	10
File Format	PDF
ISBN	0879426942
DOI	10.1109/INFCOM.1991.147518
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1991-04-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Asynchronous transfer mode Traffic control Communication system traffic control Telecommunication congestion control Telecommunication traffic Telecommunication switching Hardware Telecommunication control Degradation Throughput
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

HITIBAS-A High-Throughput Input-Buffered ATM Switch

The counter-based congestion avoidance scheme for ABR traffic in ATM networks

FPGA based ATM traffic shaper for event-building networks

ATM cell scheduling with queue length-based priority scheme

Performance of input-buffered and output-buffered ATM switches under bursty traffic: simulation study

Modeling a class of priority-based ATM communication switch designs

A congestion control mechanism in wireless ATM access networks

Dynamic pricing as congestion control in ATM networks

Intelligent congestion control in ATM networks

A distributed congestion-prevention scheme for ATM switching fabrics based on buffered delta networks

Similar Documents

HITIBAS-A High-Throughput Input-Buffered ATM Switch

The counter-based congestion avoidance scheme for ABR traffic in ATM networks

FPGA based ATM traffic shaper for event-building networks

ATM cell scheduling with queue length-based priority scheme

Performance of input-buffered and output-buffered ATM switches under bursty traffic: simulation study

Modeling a class of priority-based ATM communication switch designs

A congestion control mechanism in wireless ATM access networks

Dynamic pricing as congestion control in ATM networks

Intelligent congestion control in ATM networks

A distributed congestion-prevention scheme for ATM switching fabrics based on buffered delta networks