NDLI: Performance analysis of a priority based ATM multiplexer with correlated arrivals

Content Provider	IEEE Xplore Digital Library
Author	Jafari, R. Sohraby, K.
Copyright Year	1999
Description	Author affiliation: Comput. Sci. Telecommun., Missouri Univ., Columbia, MO, USA (Jafari, R.)
Abstract	We consider the performance analysis of an ATM multiplexer supporting both delay sensitive (e.g. silence detected voice) and loss sensitive (e,g. data) traffic flows. The delay sensitive cells are stored in a finite (relatively small) buffer and are given service priority over loss sensitive cells in each slot. In our formulation, we allow both classes to have a general (Markovian) correlation structure. A simple matrix geometric solution for the state probability of the system is provided allowing simple computation of any desired performance metric such as loss probability and buffer requirements of high and low priority classes, respectively. We provide number of numerical results. In particular, we consider the superposition of Bernoulli on-off sources often used to model silence detected packetized voice-like traffic as a high priority class. The example for low priority traffic is taken to be i.i.d batches of geometric distribution and two-state correlated batches. The numerical results show that both the loss behavior and the buffer requirements are quite sensitive to the (average) burst size of high priority traffic. In particular, it is demonstrated that for any level of utilization, the buffer requirements for both classes appear to be almost proportional to the burst size of the high priority class. The performance of low priority traffic is shown to be quite sensitive to its correlation structure. This class suffers most if both low and high priority traffic are very bursty.
Starting Page	1036
Ending Page	1043
File Size	724459
Page Count	8
File Format	PDF
ISBN	0780354176
ISSN	0743166X
DOI	10.1109/INFCOM.1999.751658
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-03-21
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Performance analysis Asynchronous transfer mode Multiplexing Traffic control Delay Telecommunication traffic Performance loss Cities and towns Buffer storage Communication system traffic control
Content Type	Text
Resource Type	Article
Subject	Computer Science Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in