NDLI: VLSI analog multiplier/divider circuit

Content Provider	IEEE Xplore Digital Library
Author	Wilamowski, B.M.
Copyright Year	1998
Description	Author affiliation: Dept. of Electr. Eng., Wyoming Univ., Laramie, WY, USA (Wilamowski, B.M.)
Abstract	Intelligent systems require signal processing which can be done quickly and accurately. The commonly used digital approach has many advantages, but some disadvantages as well. Analog signal processing is in many cases much simpler, faster, and easier for performing parallel processing. In this paper a new accurate CMOS multiplier/divider circuit is presented. Contrary to previous solutions, which use the square law formula for MOS transistors operation, in the strong inversion mode, the multiplier/divider circuits employ MOS transistor characteristics in the subthreshold conduction mode. It is shown that the circuit generates very accurate results. With some modification, the basic circuit can also be used as a four-quadrant multiplier, which may operate for both positive and negative input signals. The circuit itself may have many applications such as multiplier, divider, signal squaring, square root calculations, frequency modulation, frequency doubling, etc. Most importantly it can be used for analog signal processing in many intelligent systems of industrial electronics.
Starting Page	493
Ending Page	496
File Size	307340
Page Count	4
File Format	PDF
ISBN	0780347560
DOI	10.1109/ISIE.1998.711588
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-07-07
Publisher Place	South Africa
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Circuits Signal processing Intelligent systems MOSFETs Parallel processing Subthreshold current Frequency modulation Frequency conversion Industrial electronics
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analog VLSI hardware for fuzzy systems

A configurable CMOS multiplier/divider for analog VLSI

VLSI design for real-time signal processing based on biologically realistic neural models

A low voltage supply four-quadrant analog multiplier circuit

A BiCMOS programmable frequency divider

Wideband CMOS transconductor for analog VLSI systems

Interconnect mode conversion in high-speed VLSI circuits

Current-mode Euclidean distance circuit independent on technological parameters

Design and test of mixed-signal VLSI

VLSI analog multiplier/divider circuit

Similar Documents

Analog VLSI hardware for fuzzy systems

A configurable CMOS multiplier/divider for analog VLSI

VLSI design for real-time signal processing based on biologically realistic neural models

A low voltage supply four-quadrant analog multiplier circuit

A BiCMOS programmable frequency divider

Wideband CMOS transconductor for analog VLSI systems

Interconnect mode conversion in high-speed VLSI circuits

Current-mode Euclidean distance circuit independent on technological parameters

Design and test of mixed-signal VLSI

VLSI analog multiplier/divider circuit