NDLI: System-level test bench generation in a co-design framework

Content Provider	IEEE Xplore Digital Library
Author	Lajolo, M. Rebaudengo, M. Sonza Reorda, M. Violante, M. Lavagno, L.
Copyright Year	2000
Description	Author affiliation: NEC USA C & C Res. Labs., USA (Lajolo, M.)
Abstract	Co-design tools represent an effective solution for reducing costs and shortening time-to-market, when System-on-Chip design is considered. In a top-down design flow, designers would greatly benefit from the availability of tools able to automatically generate test benches, which can be used during every design step, from the system-level specification to the gate-level description. This would significantly increase the chance of identifying design bugs early in the design flow, thus reducing the costs and increasing the final product quality. The paper proposes an approach for integrating the ability to generate test benches into an existing co-design tool. Suitable metrics are proposed to guide the generation, and preliminary experimental results are reported, assessing the effectiveness of the proposed technique.
Starting Page	25
Ending Page	30
File Size	505240
Page Count	6
File Format	PDF
ISBN	0769507018
ISSN	15301877
DOI	10.1109/ETW.2000.873775
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-05-26
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	System testing Hardware Costs Automatic testing Formal verification National electric code Time to market Computer bugs Manufacturing Computer architecture
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Behavioral-level test vector generation for system-on-chip designs

Automatic test bench generation for simulation-based validation

System Design of a CC-NUMA Multiprocessor Architecture Using Formal Specification, Model-Checking, Co-Simulation, and Test Generation

A new framework for automatic generation, insertion and verification of memory built-in self test units

System Design of a CC-NUMA Multiprocessor Architecture Using Formal Specification, Model-Checking, Co-Simulation, and Test Generation

Pipeline Design and Verification in Bluenose II

Panel: hierarchical and incremental verification for system level design: challenges and accomplishments

Functional Test-Case Generation by a Control Transaction Graph for TLM Verification

A system-level co-verification environment for atm hardware design (1998).

System-level test bench generation in a co-design framework

Similar Documents

Behavioral-level test vector generation for system-on-chip designs

Automatic test bench generation for simulation-based validation

System Design of a CC-NUMA Multiprocessor Architecture Using Formal Specification, Model-Checking, Co-Simulation, and Test Generation

A new framework for automatic generation, insertion and verification of memory built-in self test units

System Design of a CC-NUMA Multiprocessor Architecture Using Formal Specification, Model-Checking, Co-Simulation, and Test Generation

Pipeline Design and Verification in Bluenose II

Panel: hierarchical and incremental verification for system level design: challenges and accomplishments

Functional Test-Case Generation by a Control Transaction Graph for TLM Verification

A system-level co-verification environment for atm hardware design (1998).

System-level test bench generation in a co-design framework