NDLI: The GAM II pyramid

Content Provider	IEEE Xplore Digital Library
Author	Abuhamdeh, Z.
Copyright Year	1988
Description	Author affiliation: Dept. of Electron. & Comput. Eng., George Mason Univ., Fairfax, VA, USA (Abuhamdeh, Z.)
Abstract	The GAM II pyramid, made up of 172 custom microcircuits designed for the massively parallel processor (MPP), is described. The pyramid structure is broken down into the following sections: the basic processing element organization, the daughter cards that contain the processing elements, the back plane that contains the daughter cards, and the processing element adder network. The GAM II pyramid is a hierarchical structure with a total of 1365 processing elements. The sequencer designed for controlling this structure is capable of executing pyramid oriented primitives similar to an add and subtract operation, as well as independent procedures similar to convolution. The pyramid contains three control buses embedded in the hardware in anticipation of a future control system that will contain three independent control units.<>
Starting Page	443
Ending Page	448
File Size	293545
Page Count	6
File Format	PDF
ISBN	0818658924
DOI	10.1109/FMPC.1988.47397
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-10-10
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Control systems Communication switching Computer architecture Laboratories Communication networks Read-write memory Communication system control Convolution Hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Speech communication hardware

A single-chip controller for 1.2 Gbps shared buffer ATM switches

Design and implementation of a VMEbus system services card

Architecture and performance of the new CESR control system

Program execution control for communication on the fly in dynamic shared memory processor clusters

Design and validation of a distributed industrial control system's nodes

Communication on the fly and program execution control in a system of dynamically configurable SMP clusters

Parallel computing system with communication memory

Systool - Systolic Array Programming Tool

The GAM II pyramid

Similar Documents

Speech communication hardware

A single-chip controller for 1.2 Gbps shared buffer ATM switches

Design and implementation of a VMEbus system services card

Architecture and performance of the new CESR control system

Program execution control for communication on the fly in dynamic shared memory processor clusters

Design and validation of a distributed industrial control system's nodes

Communication on the fly and program execution control in a system of dynamically configurable SMP clusters

Parallel computing system with communication memory

Systool - Systolic Array Programming Tool

The GAM II pyramid