NDLI: A new hardware coprocessor for accelerating Notification-Oriented applications

Content Provider	IEEE Xplore Digital Library
Author	Peters, E. Jasinski, R.P. Pedroni, V.A. Simao, J.M.
Copyright Year	2012
Description	Author affiliation: Graduate School of Applied Computing (PPGCA), University Federal University of Technology - Paraná (UTFPR), Av. 7 de Setembro, 3165, Curitiba, Brazil, 80230-901 (Simao, J.M.) \|\| Graduate School in Electrical Eng. & Industrial Computer Science (CPGEI), University Federal University of Technology - Paraná (UTFPR) Av. 7 de Setembro, 3165, Curitiba, Brazil, 80230-901 (Peters, E.; Jasinski, R.P.; Pedroni, V.A.)
Abstract	This paper presents a new hardware coprocessor to accelerate applications developed using the Notification-Oriented Paradigm (NOP). A NOP application presents the advantages of both event-based programming and declarative programming, enabling higher lever software development, improving code reuse, and reducing the number of unnecessary computations. Because a NOP application is composed of a network of small computational entities communicating only when needed, it is a good candidate for a direct hardware implementation. In order to investigate this assumption, we have created a coprocessor that is able to run existing NOP applications. The coprocessor was developed in VHDL and tested in FPGAs and provided a decrease of 96% in the number of clock cycles, compared to a purely software implementation.
Starting Page	257
Ending Page	260
File Size	892479
Page Count	4
File Format	PDF
ISBN	9781467328463
e-ISBN	9781467328456
e-ISBN	9781467328449
DOI	10.1109/FPT.2012.6412145
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-12-10
Publisher Place	Korea (South)
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Coprocessors Software Programming Field programmable gate arrays Clocks Monitoring
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware-software codesign of a tightly-coupled coprocessor for video content analysis

Cryptographic coprocessor for data integrity algorithms

FPGA-based hyperspectral covariance coprocessor for size, weight, and power constrained platforms

Architecture of a FPGA-based coprocessor: the PAR-1

FPGA Implementation of a Ridge Extraction Fingerprint Algorithm Based on Microblaze and Hardware Coprocessor

FPGA implementation of alterable parameters RSA public-key cryptographic coprocessor

A reconfigurable high level FPGA-based coprocessor

An FPGA based coprocessor for 3D affine transformations

A development environment for the cosynthesis of embedded software/hardware systems

A new hardware coprocessor for accelerating Notification-Oriented applications

Similar Documents

Hardware-software codesign of a tightly-coupled coprocessor for video content analysis

Cryptographic coprocessor for data integrity algorithms

FPGA-based hyperspectral covariance coprocessor for size, weight, and power constrained platforms

Architecture of a FPGA-based coprocessor: the PAR-1

FPGA Implementation of a Ridge Extraction Fingerprint Algorithm Based on Microblaze and Hardware Coprocessor

FPGA implementation of alterable parameters RSA public-key cryptographic coprocessor

A reconfigurable high level FPGA-based coprocessor

An FPGA based coprocessor for 3D affine transformations

A development environment for the cosynthesis of embedded software/hardware systems

A new hardware coprocessor for accelerating Notification-Oriented applications