NDLI: Hardware/Software Co-design of a General-Purpose Computation Platform in Particle Physics

Content Provider	IEEE Xplore Digital Library
Author	Ming Liu Kuehn, W. Zhonghai Lu Jantsch, A. Shuo Yang Perez, T. Zhenan Liu
Copyright Year	2007
Description	Author affiliation: R. Inst. of Technol., Stockholm (Ming Liu)
Abstract	In this paper we present a hardware/software co-design based computation platform for online data processing in particle physics experiments. Our goal is to ease and accelerate the development and make it universal and scalable for multiple applications, on the premise of guaranteeing high communicating and processing capabilities. The entire computation network consists of quite a few interconnected compute nodes, each of which has multiple FPGAs to implement specific algorithms for data processing. High-speed communication features including RocketIO multi-gigabit transceiver and Gigabit Ethernet are supported by FPGAs to construct internal and external connections. An embedded Linux operating system is fitted on the PowerPC CPU core inside the Xilinx Virtex-4 FX FPGA. Thus programmers can access hardware resources via device drivers and write application programs to manage the system from the high level. Furthermore measurements have been executed using the development board to investigate both communicating and processing performances of the system. Results show that the computation platform is able to communicate at a UDP/IP data rate of around 400 Mbps per Ethernet link, and the event selection engine could process an event stream of 148.1 MBytes/s at an interesting event rate of 25%.
Starting Page	177
Ending Page	183
File Size	4245519
Page Count	7
File Format	PDF
ISBN	9781424414710
DOI	10.1109/FPT.2007.4439247
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-12-12
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Physics computing Field programmable gate arrays Data processing Computer networks Ethernet networks Acceleration Application software Power system interconnection Transceivers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware/software co-design of an ATCA-based computation platform for data acquisition and triggering

Co-design in reconfigurable system for remote data processing via Ethernet

MTPP - Modular Traffic Processing Platform

Hardware/Software Co-Design for Matrix Computations on Reconfigurable Computing Systems

Hardware/Software Approach to Molecular Dynamics on Reconfigurable Computers

The hardware application platform of the hartes project

Performance estimators for hardware/software co-design

General Purpose Computing with Reconfigurable Acceleration

Parallel computer with 10GBit data links

Hardware/Software Co-design of a General-Purpose Computation Platform in Particle Physics

Similar Documents

Hardware/software co-design of an ATCA-based computation platform for data acquisition and triggering

Co-design in reconfigurable system for remote data processing via Ethernet

MTPP - Modular Traffic Processing Platform

Hardware/Software Co-Design for Matrix Computations on Reconfigurable Computing Systems

Hardware/Software Approach to Molecular Dynamics on Reconfigurable Computers

The hardware application platform of the hartes project

Performance estimators for hardware/software co-design

General Purpose Computing with Reconfigurable Acceleration

Parallel computer with 10GBit data links

Hardware/Software Co-design of a General-Purpose Computation Platform in Particle Physics