NDLI: Ground bounce noise minimization using Multi-VDD Level Converter

Content Provider	IEEE Xplore Digital Library
Author	Kumar, Y. Paliwal, S. Sahu, P. Balasubramanian, S.K.
Copyright Year	2014
Description	Author affiliation: Dept. of Electron. Eng., IIT (BHU), Varanasi, India (Kumar, Y.; Paliwal, S.; Sahu, P.; Balasubramanian, S.K.)
Abstract	In Multi-VDD system, Level Converter (LC) is used to convert one voltage level to another level (i.e. high to low and low to high). Power gating is an approach to reduce the dynamic and standby leakage in the present day System on Chip (SoC) design. As we go lower down the technology node problem of ground bouncing starts to dominate the system. It leads to various kinds of errors especially the functional ones. Here, we are using low to high level converter, whose output is used as an input signal to the sleep transistor (ST) in power gating technique to reduce the leakage current and Ground Bounce in circuit. This is achieved by reduction in the Virtual Ground (VGND) node voltage. Using this LC, VGND is maintained below the threshold voltage of ST, so that ST does not go in the saturation region. When ST is transitioning from sleep mode to active mode, small discharge current flows through the VGND node and thus limiting the bouncing. Using this technique, we have achieved 83% and 92% reduction in ground bounce and transition energy respectively as compared to conventional power gating technique. Simulations are carried out using 32-bit Ripple Carry Adder as low $V_{th}$ logic circuit in Cadence Virtuoso simulation environment and UMC 0.18μm technology.
Starting Page	1
Ending Page	4
File Size	3657417
Page Count	4
File Format	PDF
e-ISBN	9781479923175
DOI	10.1109/CONECCT.2014.6740179
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-06
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise Transition energy CMOS technology Nickel Libraries CMOS integrated circuits Power gating Ground bounce Charge-recycling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Enhanced power gating schemes for low leakage low ground bounce noise in deep submicron circuits

Charge recycling in MTCMOS circuits: concept and analysis (2006)

High performance Multi Threshold voltage level converter for multi-VDD systems

Reducing Ground-Bounce Noise and Stabilizing the Data-Retention Voltage of Power-Gating Structures

Charge recycling in MTCMOS circuits: concept and analysis (2006)

Enhanced Ground Bounce Noise Reduction in a Low Leakage 90nm 1-Volt CMOS Full Adder Cell

Charge recycling in power-gated cmos circuits.

Improved stacking power gating technique for low leakage low ground bounce noise static CMOS logic circuits

A three-step power-gating turn-on technique for controlling ground bounce noise

Ground bounce noise minimization using Multi-VDD Level Converter

Similar Documents

Enhanced power gating schemes for low leakage low ground bounce noise in deep submicron circuits

Charge recycling in MTCMOS circuits: concept and analysis (2006)

High performance Multi Threshold voltage level converter for multi-VDD systems

Reducing Ground-Bounce Noise and Stabilizing the Data-Retention Voltage of Power-Gating Structures

Charge recycling in MTCMOS circuits: concept and analysis (2006)

Enhanced Ground Bounce Noise Reduction in a Low Leakage 90nm 1-Volt CMOS Full Adder Cell

Charge recycling in power-gated cmos circuits.

Improved stacking power gating technique for low leakage low ground bounce noise static CMOS logic circuits

A three-step power-gating turn-on technique for controlling ground bounce noise

Ground bounce noise minimization using Multi-VDD Level Converter