NDLI: A comparative study on different moduli sets in residue number system

Content Provider	IEEE Xplore Digital Library
Author	Younes, D. Steffan, P.
Copyright Year	2012
Description	Author affiliation: Dept. of Microelectronics, Brno University of Technology, Brno, Czech Republic (Younes, D.; Steffan, P.)
Abstract	This paper presents a comparative study on different moduli sets that are used in the Residue Number System (RNS). Choosing a proper moduli set is one of the most important issues in RNS. It greatly affects the performance of the whole system. Many moduli sets have been introduced recently, each of them has its own advantages and disadvantages. Therefore, the necessity to a survey and a comparison between these sets is obvious. This paper demonstrates a detailed study on time and hardware requirements of residue-to-binary converters (RC) and residue arithmetic units (RAU), based on each of the studied sets, categorized by the dynamic range (DR) they provide. Then, the most efficient moduli set for each DR is suggested. The effect of moduli number on the system's performance and complexity is also discussed. Our research is aimed for designs whose main goal and strategy is balanced.
Starting Page	1
Ending Page	6
File Size	358218
Page Count	6
File Format	PDF
ISBN	9781467351553
e-ISBN	9781467351577
DOI	10.1109/ICCSII.2012.6454344
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-12-18
Publisher Place	United Arab Emirates
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multiplexing Reverse conversion Residue arithmetic Moduli set Logic gates Dynamic range Hardware Residue number system Complexity theory Adders Delay
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Thermometer Code Based Modular Arithmetic

Binary-to-RNS Conversion Units for moduli {2^n ± 3}

A residue to binary converter for a balanced moduli set $\\^{2^{2n+1}$ − 1, $2^{2n},$ 22n − 1}

Residue Signed-Digit Arithmetic and the Conversions between Residue and Binary Numbers for a Four-Moduli Set

SUT-RNS Residue-to-Binary Converters Design

A Reverse Converter for the Enhanced Moduli Set {2n-1, 2n+1, 22n, 22n+1-1} Using CRT and MRC

Balanced minimal latency RNS addition for moduli set $\{2^{n}$ −1, $2^{n},$ $2^{n}$ +1}

Optimizing Residue Number Reverse Converters through Bitwise Arithmetic on FPGAs

New Reverse Converter Design of Moduli Set {2n, 2n+1-1, 2n-1}

A comparative study on different moduli sets in residue number system

Similar Documents

Thermometer Code Based Modular Arithmetic

Binary-to-RNS Conversion Units for moduli {2^n ± 3}

A residue to binary converter for a balanced moduli set $\\^{2^{2n+1}$ − 1, $2^{2n},$ 22n − 1}

Residue Signed-Digit Arithmetic and the Conversions between Residue and Binary Numbers for a Four-Moduli Set

SUT-RNS Residue-to-Binary Converters Design

A Reverse Converter for the Enhanced Moduli Set {2n-1, 2n+1, 22n, 22n+1-1} Using CRT and MRC

Balanced minimal latency RNS addition for moduli set $\{2^{n}$ −1, $2^{n},$ $2^{n}$ +1}

Optimizing Residue Number Reverse Converters through Bitwise Arithmetic on FPGAs

New Reverse Converter Design of Moduli Set {2n, 2n+1-1, 2n-1}

A comparative study on different moduli sets in residue number system