NDLI: Design of low noise low power two stage CMOS operational amplifier using Equivalent Transistor Replacement Technique for health monitoring applications

Content Provider	IEEE Xplore Digital Library
Author	Dubey, R. Kumar, A. Pattanaik, M.
Copyright Year	2014
Description	Author affiliation: Dept. of ECE, GLA Univ., Mathura, India (Dubey, R.; Kumar, A.) \|\| Dept. of Comput. Sci. & Eng, ABV-IIITM, Gwalior, India (Pattanaik, M.)
Abstract	The recent interest of mankind on various personal and real time health monitoring system has accelerated the demand for more efficient and advanced biomedical devices. Physiological signals are comparatively weaker in magnitude (few μV to few mV) and also exhibit lower frequencies. Therefore a low power, low input-referred noise analog front end circuitry is to be designed for filtering and amplifying the biopotential signals before digitizing it. A design methodology using the Equivalent Transistor Replacement Technique (ETRT) for low power and low noise Two Stage Operational Amplifier is the front end circuitry of Biopotential Signal Acquisition System. For providing high output swing a Common Source stage is connected at the output and for the reduction of the input-referred noise a differential PMOS input stage is used. The designed circuit of Op-Amp gives a gain of 61 dB, power consumption 60μw, input-referred noise 37nV/sqHz and bandwidth 20.1 KHz for the 60μA external bias current.
Starting Page	1
Ending Page	6
File Size	586365
Page Count	6
File Format	PDF
e-ISBN	9781479926961
DOI	10.1109/ICCCNT.2014.6963068
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-07-11
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Operational amplifiers Operational Amplifier Power demand Noise Biopotential Signal Acquisition System Rail-to-Rail Bandwidth Low noise Threshold voltage Stability analysis Low power Transistors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in