NDLI: Extended constrained Viterbi algorithm for AIS signals received by satellite

Content Provider	IEEE Xplore Digital Library
Author	Prevost, R. Coulon, M. Bonacci, D. LeMaitre, J. Millerioux, J.-P. Tourneret, J.-Y.
Copyright Year	2012
Description	Author affiliation: TéSA, 14-16 Port Saint-Étienne, 31000 Toulouse, France (Bonacci, D.) \|\| University of Toulouse, INP-ENSEEIHT/IRIT, 2 rue Charles Camichel, BP 7122, 31071 Toulouse cedex 7, France (Prevost, R.; Coulon, M.; Tourneret, J.-Y.) \|\| CNES, 18 Avenue Edouard Belin, 31400 Toulouse, France (LeMaitre, J.; Millerioux, J.-P.)
Abstract	This paper addresses the problem of error correction of AIS messages by using the a priori knowledge of some information in the messages. Indeed, the AIS recommendation sets a unique value or a range of values for certain fields in the messages. Moreover, the physics can limit the range of fields, such as the speed of the vessel or its position (given the position of the receiver). The repetition of the messages gives also some information. Indeed, the evolution of the ship position is limited between messages and the ship ID is known. The constrained demodulation algorithm presented in this article is an evolution of the constrained Viterbi algorithm (C-VA). It is based on a modified Viterbi algorithm that allows the constraints to be considered in order to correct transmission errors by using some new registers in the state variables. The constraints can be either a single value or a range of values for the message fields. Simulation results illustrate the algorithm performance in terms of bit error rate and packet error rate. The performance of the proposed algorithm is 2 dB better than that obtained with the receiver without constraints.
Starting Page	1
Ending Page	6
File Size	286459
Page Count	6
File Format	PDF
ISBN	9781467346870
e-ISBN	9781467346887
e-ISBN	9781467346863
DOI	10.1109/ESTEL.2012.6400111
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-10-02
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Receivers Satellite C-VA Registers AIS Satellites Viterbi algorithm Constraints CRC Bit-stuffing Marine vehicles Viterbi decoding Demodulation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in