NDLI: Speeding up execution time of a smart wheelchair command technique using parallel computing

Content Provider	IEEE Xplore Digital Library
Author	Ghorbel, A. Jallouli, M. Ben Amor, N.
Copyright Year	2015
Description	Author affiliation: CES Lab. ENIS, Univ. de Sfax, Sfax, Tunisia (Ghorbel, A.; Jallouli, M.; Ben Amor, N.)
Abstract	An Human Machine Interface for wheelchair control based on facial expressions is presented. The interface is implemented on embedded system architecture based on ARM processor rather than personal computer, like usual wheelchair command implementation, to reduce energy consumption while maintaining similar computing performance. The command technique code is complex but offers inherent parallelism. To reduce processing time, two parallelism levels are exploited. The first one is instruction parallelism which is applied to a dual core architecture using OpenMP directives. The second level is data parallelism in which an SIMD specific unit is exploited. In both parallelization techniques, a minimum of initial code re-manipulation is required. As processing unit, we choose the Pandaboard-ES platform that includes a dual-core ARM9 and a set of control interfaces. The obtained preliminary experiments demonstrate the effectiveness of this parallelization and conduct to a 40% reduction of processing time against a conventional x86 CPU.
Starting Page	1586
Ending Page	1590
File Size	805215
Page Count	5
File Format	PDF
ISBN	9780992862633
ISSN	20761465
DOI	10.1109/EUSIPCO.2015.7362651
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-08-31
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	EURASIP
Subject Keyword	Neon Wheelchairs Instruction sets HMI Embedded system Signal processing algorithms Computer architecture Dual-core Parallel processing Parallelism Face
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multi-level parallelism analysis of face detection on a shared memory multi-core system

A scalable parallel computational core for embedded processing

Speeding up Viola-Jones algorithm using multi-Core GPU implementation

Video player parallelization and optimization for embedded asymmetric dual-core architecture

IEEE 1451.4 embedded smart sensors architecture for wheelchair user monitoring

Pre-computing Function Results in Multi-Core and Many-Core Processors

A hybrid high-performance embedded Processing System

Speeding up processing data from millions of smart meters

Optimizing Dynamic Programming on Graphics Processing Units via Adaptive Thread-Level Parallelism

Speeding up execution time of a smart wheelchair command technique using parallel computing

Similar Documents

Multi-level parallelism analysis of face detection on a shared memory multi-core system

A scalable parallel computational core for embedded processing

Speeding up Viola-Jones algorithm using multi-Core GPU implementation

Video player parallelization and optimization for embedded asymmetric dual-core architecture

IEEE 1451.4 embedded smart sensors architecture for wheelchair user monitoring

Pre-computing Function Results in Multi-Core and Many-Core Processors

A hybrid high-performance embedded Processing System

Speeding up processing data from millions of smart meters

Optimizing Dynamic Programming on Graphics Processing Units via Adaptive Thread-Level Parallelism

Speeding up execution time of a smart wheelchair command technique using parallel computing