NDLI: Power amount analysis: Another way to understand power traces in side channel attacks

Content Provider	IEEE Xplore Digital Library
Author	Qizhi Tian Huss, S.A.
Copyright Year	2012
Description	Author affiliation: Integrated Circuits and Systems Lab (ICS), Hochschulstr. 10, 64289 Darmstadt, TU, Germany (Qizhi Tian; Huss, S.A.)
Abstract	Correlation power analysis, a method aiming to reveal the secrets of a cryptosystem, is based on one fixed time point of the captured power traces, which unveils the largest key dependent information leakage. In this paper, we propose a new power trace model based on communication theory to better understand and to efficiently exploit power traces in side channel attacks. Then, a new attack method denoted as Power Amount Analysis is proposed, which takes more time points into consideration compared to the correlation power analysis. Based on this trace model, we compare and discuss attack results produced by both methods at identical attack conditions. The superior efficiency of the Power Amount Analysis is demonstrated for an AES-128 encryption module. As an additional asset, this method features a high robustness in presence of randomly misaligned power traces.
Starting Page	74
Ending Page	79
File Size	254618
Page Count	6
File Format	PDF
ISBN	9781467311069
e-ISBN	9781467311076
DOI	10.1109/ICDIPC.2012.6257263
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-07-10
Publisher Place	Lithuania
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Analytical models AES-128 Block Cipher Power demand Correlation Noise Oscilloscopes Power Model Time domain analysis Correlation Power Analysis Cryptography Trace Model Power Amount Analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On the attack of misaligned traces by power analysis methods

A General Approach to Power Trace Alignment for the Assessment of Side-Channel Resistance of Hardened Cryptosystems

A Novel Analysis Method for Assessing the Side-Channel Resistance of Cryptosystems

Power trace alignment for cryptosystems featuring random frequency countermeasures

Passive and Active Combined Attacks on AES Combining Fault Attacks and Side Channel Analysis

A Low-Overhead Countermeasure against Differential Power Analysis for AES Block Cipher

On Clock Frequency Effects in Side Channel Attacks of Symmetric Block Ciphers

Channel Equalization for Side Channel Attacks

Improved Correlation Power Analysis on Bitslice Block Ciphers

Power amount analysis: Another way to understand power traces in side channel attacks

Similar Documents

On the attack of misaligned traces by power analysis methods

A General Approach to Power Trace Alignment for the Assessment of Side-Channel Resistance of Hardened Cryptosystems

A Novel Analysis Method for Assessing the Side-Channel Resistance of Cryptosystems

Power trace alignment for cryptosystems featuring random frequency countermeasures

Passive and Active Combined Attacks on AES Combining Fault Attacks and Side Channel Analysis

A Low-Overhead Countermeasure against Differential Power Analysis for AES Block Cipher

On Clock Frequency Effects in Side Channel Attacks of Symmetric Block Ciphers

Channel Equalization for Side Channel Attacks

Improved Correlation Power Analysis on Bitslice Block Ciphers

Power amount analysis: Another way to understand power traces in side channel attacks