NDLI: Auto-adjustable low-signal processing technique based on programmable mixed-signal SoCs

Content Provider	IEEE Xplore Digital Library
Author	Cabrera-Lopez, J.J. Romero-Beltran, C.A.
Copyright Year	2014
Description	Author affiliation: Autom. & Electron. Dept., Univ. Autonoma de Occidente Cali, Cali, Colombia (Cabrera-Lopez, J.J.; Romero-Beltran, C.A.)
Abstract	Today several electronic applications are demanding linear ICs that operate on a single supply rail, with the same performance of dual supply parts. Power consumption is now the key parameter for those battery operated systems and in some instances, more important than cost. In fact, through the effort of the manufacturers, doing more with less, is possible to find notable performance OpAmp's; parameters such as the offset voltage, leakage current and the precision of the gain are increasingly improved. In addition, in applications where the low-signal processing is required, as in many of the applications above described; in some cases the use of reconfigurable circuits is necessary to improve and highlight the performance of these OpAmp's. Then, the performance of a stage can be improve on the fly. This paper presents a design approach for amplification and active filter stages, with auto adjustable features, for signal processing greater than 100 mV and up to 1 KHz. The proposed approach uses a successive approximation algorithm for setting gain stages, and algorithms based on Wavelets-Mallat discrete thresholding and power spectral density of the signal for tuning the active filters. Its implementation based on a reconfigurable mixed-signal circuit, PSoC1, is also presented and validated. The results show that the proposed helps to improve the dynamic range and SNR of a signal, without the need to redesign and implementation processes of these stages, very commons in low-signal processing. These implementation can be used in applications where signals with the above conditions, need to be conditioned. For example: biomedical and semiconductor sensor signals.
Starting Page	1
Ending Page	4
File Size	250094
Page Count	4
File Format	PDF
e-ISBN	9781479968367
DOI	10.1109/IBERSENSOR.2014.6995518
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-10-15
Publisher Place	Colombia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	PSoC Filtering Discrete Fourier transforms Embedded system Bandwidth Low-signal processing Registers Approximation methods Algorithm Signal resolution Electronics packaging
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An efficient FFT algorithm based on the discrete sine transform

Discrete Hilbert transform filtering

Signal reproduction by uniform analog of truncate discrete Fourier spectrum

Evaluation of analog and digital signal processing on PSoC architecture with DCT as use case: Comparison of an analog and software based implementation of the digital cosine transform on a Programmable System on Chip

FPGA-based structures for on-line FFT and DCT

Subband auto and cross-correlation estimation by recursive filtering

Iterative filtering for multiple frequency estimation

Transform domain LMS algorithm

A new Fourier-transform algorithm using Walsh functions

Auto-adjustable low-signal processing technique based on programmable mixed-signal SoCs

Similar Documents

An efficient FFT algorithm based on the discrete sine transform

Discrete Hilbert transform filtering

Signal reproduction by uniform analog of truncate discrete Fourier spectrum

Evaluation of analog and digital signal processing on PSoC architecture with DCT as use case: Comparison of an analog and software based implementation of the digital cosine transform on a Programmable System on Chip

FPGA-based structures for on-line FFT and DCT

Subband auto and cross-correlation estimation by recursive filtering

Iterative filtering for multiple frequency estimation

Transform domain LMS algorithm

A new Fourier-transform algorithm using Walsh functions

Auto-adjustable low-signal processing technique based on programmable mixed-signal SoCs