NDLI: Optimized design of an ALU Block using architectural level power optimization techniques

Content Provider	IEEE Xplore Digital Library
Author	Saranya, G. Kiruthika, R.S.
Copyright Year	2011
Description	Author affiliation: Faculty of Electronics & Communication Engineering, Dr.N.G.P. Institute of Technology, Coimbatore, India (Saranya, G.; Kiruthika, R.S.)
Abstract	The present scenario of spectacular fusion of chip size reduction and increase in number of circuits on chips has given a tremendous growth in battery operated and power sensitive applications thus leading to the growth in the emerging field of Low Power Electronics. In our paper we are indulged in Static Power reduction at the Architectural level as in near future this area of power is going to rule the total amount of dissipated power in the SOCs (System On Chip).We have proposed of synthesizing the POWER GATING TECHNIQUE in specific the Fine grained method in order to optimize the static power being dissipated. In this approach the inputs to the gates are blocked by using NMOS when not in use thus resulting in reduction of unnecessary utilization of input leading to significant amount of power reduction. Thus our whole paper revolves around the concept of reduction of static power at Architectural level starting with 1 bit and extending till 8 bit with corresponding decrease in the power consumption. The simulation is done using MODELSIM and MICROWIND software.
Starting Page	168
Ending Page	172
File Size	861848
Page Count	5
File Format	PDF
ISBN	9781424494781
e-ISBN	9781424494774
DOI	10.1109/RAICS.2011.6069295
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-22
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power gating technique FPGA Switches Logic gates Very large scale integration Power dissipation Transistors Optimization Static power Switching circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in