NDLI: A User-Configured Low Power Optimizing Mechanism on Embedded System

Content Provider	IEEE Xplore Digital Library
Author	Xinlei Zhang Lihua Song He Sun Gaoshang Ye
Copyright Year	2013
Description	Author affiliation: Comput. Sci. & Technol., North China Univ. of Technol., Beijing, China (Xinlei Zhang; Lihua Song; He Sun; Gaoshang Ye)
Abstract	Currently, power management methods for embedded system are mainly implementations of DPM or DVS using workload-prediction techniques. A problem for this approach is that they are all purely hardware-oriented, regardless of factors such as software design and user's demands, which actually drive the hardware to generate power consumption. In this paper, we propose a low power optimizing mechanism to reduce the power consumption of embedded systems using Task Decomposition on software and FSM (Finite-State Machine) on device driver. Also, we present a novel power management strategy called User-Configured Threshold Timeout/Sleep Strategy, in which power management strategy is dynamically adjusted in accordance with the actual needs of users. After simulations on S3C6410 embedded systems, we find that our proposed mechanism can reduce by up to 70.6% of the power consumption, with an average of 58.5%.
Sponsorship	IEEE Wuhan Sect.
Starting Page	769
Ending Page	774
File Size	351430
Page Count	6
File Format	PDF
ISBN	9780769551258
DOI	10.1109/CSA.2013.184
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-12-14
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Decomposition Patterns Power demand Embedded systems Interrupters S3C6410 Switches Power Management Strategy Power Optimizing Mechannism Hardware Kernel User-Configured
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Flexible L1 cache optimization for a low power embedded system

Microkernel of Embedded Operating System in SRAM

A self-optimizing embedded microprocessor using a loop table for low power

A framework for context-aware power management on embedded devices

Power-down Protection Technology in Embedded System

Low-Power Embedded System Design Strategy

The Hardware Design of VOD Terminal Base on Windows CE Operating System

Efficient Parallel Embedded Computing through Look-Ahead Configured Dynamic Inter-Processor Connections

Applied operating systems

A User-Configured Low Power Optimizing Mechanism on Embedded System

Similar Documents

Flexible L1 cache optimization for a low power embedded system

Microkernel of Embedded Operating System in SRAM

A self-optimizing embedded microprocessor using a loop table for low power

A framework for context-aware power management on embedded devices

Power-down Protection Technology in Embedded System

Low-Power Embedded System Design Strategy

The Hardware Design of VOD Terminal Base on Windows CE Operating System

Efficient Parallel Embedded Computing through Look-Ahead Configured Dynamic Inter-Processor Connections

Applied operating systems

A User-Configured Low Power Optimizing Mechanism on Embedded System