NDLI: Low power glitch free dual output coarse digitally controlled delay lines

Content Provider	IEEE Xplore Digital Library
Author	John, S.M.K. Sreenidhi, P.R.
Copyright Year	2013
Abstract	In deep-submicrometer cmos processes, time-domain resolution of a digital signal is becoming higher than voltage resolution of analog signals. This claim is nowadays pushing toward a new circuit design paradigm in which the traditional analog signal processing is expected to be progressively substituted by the processing of times in the digital domain. Within this novel paradigm, digitally controlled delay lines (DCDL) should play the role of digital-to-analog converters in traditional, analog-intensive, circuits. Digital delay locked loops are highly prevalent in integrated systems. The proposed paper addresses the glitches present in delay circuits along with area, power dissipation and signal integrity. The digitally controlled delay lines(DCDL) under study have been designed in a 90 nm CMOS technology 6 layer metal Copper Strained SiGe Low K Dielectric. Simulation and synthesis results show that the novel circuits exhibit no glitches for dual output coarse DCDL with less power dissipation and consumes less area compared to the glitch free NAND based DCDL. The most design intensive component of the DLL is the Digitally Controlled Delay Line (DCDL). A DCDL is a combinational circuit that delays its input by an open loop value that typically has a monotonic relationship with the digital setting input. Such delay value is not precisely defined and is subject to process, voltage, and temperature conditions. The average modern microprocessor contains multiple digital delay locked loops embedded in various subsystems. The vast majority of DCDLs in DLL applications are related to clocking and can also be used in absolute measurement of unknown delays (time to digital conversion).
Starting Page	1
Ending Page	11
File Size	968407
Page Count	11
File Format	PDF
e-ISBN	9781479935062
DOI	10.1109/ICACCS.2013.6938755
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-12-19
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multiplexing Delay lines Logic gates Inverters Delays Synchronization Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Power supply glitch attacks: Design and evaluation of detection circuits

Low power delay locked loop with all digital controlled SAR delay cell

Synthesizable delay line architectures for digitally controlled voltage regulators

An overlap-contention free true-single-phase clock dual-edge-triggered flip-flop

Single-step glitch-free NAND-based digitally controlled delay lines using dual loops

Glitch elimination and optimization of dynamic power dissipation in combinational circuits

Glitch Free Strobe Control Based Digitally Controlled Delay Lines

ScanPUF: Robust ultralow-overhead PUF using scan chain

An optimization technique for dual-output domino logic

Low power glitch free dual output coarse digitally controlled delay lines

Similar Documents

Power supply glitch attacks: Design and evaluation of detection circuits

Low power delay locked loop with all digital controlled SAR delay cell

Synthesizable delay line architectures for digitally controlled voltage regulators

An overlap-contention free true-single-phase clock dual-edge-triggered flip-flop

Single-step glitch-free NAND-based digitally controlled delay lines using dual loops

Glitch elimination and optimization of dynamic power dissipation in combinational circuits

Glitch Free Strobe Control Based Digitally Controlled Delay Lines

ScanPUF: Robust ultralow-overhead PUF using scan chain

An optimization technique for dual-output domino logic

Low power glitch free dual output coarse digitally controlled delay lines