NDLI: Low complexity FPGA implementation of Register Exchange Based Viterbi decoder

Content Provider	IEEE Xplore Digital Library
Author	Muhammad, B.A. Zanna, M.A. Mohammed, D.A. Dajab Danjuma, D.
Copyright Year	2013
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Ahmadu Bello Univ. Zaria, Zaria, Nigeria (Muhammad, B.A.; Zanna, M.A.; Mohammed, D.A.; Dajab Danjuma, D.)
Abstract	Viterbi decoders are either implemented as a Trace Back model or Register Exchange model. The trace back model is more popular, despite having large latency, because it requires less power and has less hardware complexity. In this paper a low complexity FPGA implementation of Register Exchange method is presented which gave the same error performance as that of trace back method at the same time having less hardware requirement. This is achieved using continuous decoding that normalises the state metric for every symbol processed, which reduces the size of registers used for storing the state metric. Split search that finds the best path every clock cycle was used for the normalisation and choosing the data output. This makes it possible to have output rate of one (1) symbol which reduces the number of registers required to save the path history bits to be outputted and reduces delay. Result of implementation of rate half codes of constraint length 7 and generator vector [1111001, 1011011] shows that for the same performance, the Register Exchange implementation presented, used no RAM as in the case of normal trace back and one-pointer algorithm. It requires less silicon area (5.5% less FPGA slices). It can run as fast as or even faster than the latter implementations and has less latency (1-decoding depth as compared to 4-decoding depth of trace back method) than the rest.
Starting Page	21
Ending Page	25
File Size	206056
Page Count	5
File Format	PDF
ISBN	9781479920167
e-ISBN	9781479920174
DOI	10.1109/NIGERCON.2013.6715634
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-11-14
Publisher Place	Nigeria
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Convolutional codes Constraint Length Register Exchange State Exchange Trellis Decoding Registers Complexity theory Viterbi Algorithm (VA) Viterbi algorithm Convolution Trace back Forward Error Correction (FEC) Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A VLSI design for viterbi decoder with trace-back

Forward Error Correction

Design of high speed low power viterbi decoder for TCM system

FPGA implementation of trellis coded modulation decode on SDR communication system

A variable rate constraint length K=5 Viterbi decoder for 12 Mb/s

Algorithm of Low Complexity Viterbi Decoder in Convolutional Codes

Unified convolutional/turbo decoder architecture design based on triple-mode MAP/VA kernel

Design of Trellis code modulation decoder using Hybrid Register Exchange Method

Power consumption optimization for low latency Viterbi Decoder

Low complexity FPGA implementation of Register Exchange Based Viterbi decoder

Similar Documents

A VLSI design for viterbi decoder with trace-back

Forward Error Correction

Design of high speed low power viterbi decoder for TCM system

FPGA implementation of trellis coded modulation decode on SDR communication system

A variable rate constraint length K=5 Viterbi decoder for 12 Mb/s

Algorithm of Low Complexity Viterbi Decoder in Convolutional Codes

Unified convolutional/turbo decoder architecture design based on triple-mode MAP/VA kernel

Design of Trellis code modulation decoder using Hybrid Register Exchange Method

Power consumption optimization for low latency Viterbi Decoder

Low complexity FPGA implementation of Register Exchange Based Viterbi decoder