NDLI: Automatic implementation of low-complexity QC-LDPC encoders

Content Provider	IEEE Xplore Digital Library
Author	Tzimpragos, G. Kachris, C. Soudris, D. Tomkos, I.
Copyright Year	2013
Description	Author affiliation: Athens Inf. Technol., Athens, Greece (Kachris, C.; Tomkos, I.) \|\| Sch. of Electr. & Comput. Eng., Nat. Tech. Univ. of Athens, Athens, Greece (Tzimpragos, G.; Soudris, D.) Low Density Parity Check (LDPC) codes are a special class of error correction codes widely used in communication and disk storage systems, due to their Shannon limit approaching performance and their favorable structure. In this paper an Electronic Design Automation tool for the generation of synthesizable VHDL codes, implementing low-complexity Quasi-Cyclic LDPC (QC-LDPC) encoders is presented. The designs generated by the developed tool has been proved to exhibit hardware savings and greater throughput as compared to other published QC-LDPC encoder implementations and are based on a design methodology, where the signals in many cases are hard-wired in the LUTs and the cyclic-shifters and block-memories conventionally used, are eliminated. The presented tool also offers the advantage of providing designers with the ability to study the trade-offs in maximum clock frequency, throughput, resources utilization and power consumption, between architectures with different design parameters, enabling rapid Design Space Exploration.
Starting Page	243
Ending Page	246
File Size	1270034
Page Count	4
File Format	PDF
ISBN	9781479911707
DOI	10.1109/PATMOS.2013.6662182
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-09-09
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power demand Throughput Parity check codes Encoding Table lookup Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automatic implementation of low-complexity QC-LDPC encoders

A low-complexity implementation of QC-LDPC encoder in reconfigurable logic

7.7Gbps encoder design for IEEE 802.11n/ac QC-LDPC codes

A Low Complexity-High Throughput QC-LDPC Encoder

Comparison between LDPC codes and QC-LDPC codes in term of PAPR in OFDM system with different encoding techniques

Low-complexity architecture design for modified WiMAX Low-Density Parity-Check codes

Low complexity encoding algorithm of RS-based QC-LDPC codes

A fast and efficient encoding structure for QC-LDPC codes

Low complexity, high speed decoder architecture for quasi-cyclic LDPC codes

Automatic implementation of low-complexity QC-LDPC encoders

Similar Documents

Automatic implementation of low-complexity QC-LDPC encoders

A low-complexity implementation of QC-LDPC encoder in reconfigurable logic

7.7Gbps encoder design for IEEE 802.11n/ac QC-LDPC codes

A Low Complexity-High Throughput QC-LDPC Encoder

Comparison between LDPC codes and QC-LDPC codes in term of PAPR in OFDM system with different encoding techniques

Low-complexity architecture design for modified WiMAX Low-Density Parity-Check codes

Low complexity encoding algorithm of RS-based QC-LDPC codes

A fast and efficient encoding structure for QC-LDPC codes

Low complexity, high speed decoder architecture for quasi-cyclic LDPC codes

Automatic implementation of low-complexity QC-LDPC encoders