NDLI: Analysis of power distribution network for some cryptocores

Content Provider	IEEE Xplore Digital Library
Author	Chakraborty, M. Guha, K. Chakrabarti, A. Saha, D.
Copyright Year	2014
Description	Author affiliation: A.K. Choudhury Sch. of Inf. Technol., Univ. of Calcutta, Kolkata, India (Chakraborty, M.; Guha, K.; Chakrabarti, A.; Saha, D.)
Abstract	With the progress in VLSI technology increase in circuit density is obvious. In present integrated circuits, electrical power is distributed to the large number of components of the chip over a network of on chip conductors. The systematic arrangement of the power distribution network (PDN) is commonly termed as power grid. The challenge of efficient PDN design escalates to a greater extent especially in the case of embedded system hardware design as they have a very low power budget as well as needs to have a high reliability. In many of the present day computer-aided design (CAD) tools, PDN modeling and analysis are not performed due to lack of proper libraries, designers estimate the PDN in a case to case basis. Our research aims to create suitable models for PDN extraction so that it can be addressed by the CAD tools. We consider the cryptocores for PDN analysis as they are complex as well as are used in a wide range of applications. Our experimental results show 0.03% and 0.142% increments in power dissipation in DES and in AES respectively after inclusion of PDN circuitry. PDN analysis for custom application cores is not available in related research works and hence our work can serve as state of the art benchmarks for PDN.
Starting Page	2618
Ending Page	2622
File Size	366261
Page Count	5
File Format	PDF
ISBN	9781479930784
e-ISBN	9781479930807
DOI	10.1109/ICACCI.2014.6968391
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-24
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Power Distribution Network (PDN) Cryptographic algorithm Noise Capacitance Ultra low power Power grids Power dissipation Cryptography Application Specific Integrated Circuit (ASIC) Integrated circuit modeling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in