NDLI: A hybrid cache replacement policy for heterogeneous multi-cores

Content Provider	IEEE Xplore Digital Library
Author	AnandKumar, K.M. Akash, S. Ganesh, D. Christy, M.S.
Copyright Year	2014
Description	Author affiliation: Dept. of CSE, Easwari Eng. Coll., Chennai, India (AnandKumar, K.M.; Akash, S.; Ganesh, D.; Christy, M.S.)
Abstract	Future generation computer architectures are endeavoring to achieve high performance without compromise on energy efficiency. In a multiprocessor system, cache miss degrades the performance as the miss penalty scales by an exponential factor across a shared memory system when compared to general purpose processors. This instigates the need for an efficient cache replacement scheme to cater to the data needs of underlying functional units in case of a cache miss. Minimal cache miss improves resource utilization and reduces data movement across the core which in turn contributes to a high performance and lesser power dissipation. Existing replacement policies has several issues when implemented in a heterogeneous multi-core system. The commonly used LRU replacement policy does not offer optimal performance for applications with high dependencies. Motivated by the limitations of the existing algorithms, we propose a hybrid cache replacement policy which combines Least Recently Used (LRU) and Least Frequently Used (LFU) replacement policies. Each cache block has two weighing values corresponding to LRU and LFU policies and a cumulative weight is calculated using these two values. Conducting simulations over wide range of cache sizes and associativity, we show that our proposed approach has shown increased cache hit to miss ratio when compared with LRU and other conventional cache replacement policies.
Starting Page	594
Ending Page	599
File Size	633476
Page Count	6
File Format	PDF
ISBN	9781479930784
e-ISBN	9781479930807
DOI	10.1109/ICACCI.2014.6968209
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-24
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Time-frequency analysis Resource utilization Multi-core Cache miss Cache Replacement Libraries
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Cache-Aware Utilization Control for Energy Efficiency in Multi-Core Real-Time Systems

Performance Optimization by Dynamically Altering Cache Replacement Algorithm in CPU-GPU Heterogeneous Multi-Core Architecture

PERFORMANCE OF PRIVATE CACHE REPLACEMENT POLICIES FOR MULTICORE PROCESSORS

LRU2-MRU collaborative cache replacement algorithm on multi-core system

Redundant cache data eviction in a multi-core environment.

A Cache-Partition Aware Replacement Policy for Chip Multiprocessors (2006)

A Multi-version Cache Replacement and Prefetching Policy for Hybrid Data Delivery Environments (2002)

Exploring locking & partitioning for predictable shared caches on multi-cores

Managing Off-Chip Bandwidth: A case for Bandwidth-Friendly Replacement Policy (2009)

A hybrid cache replacement policy for heterogeneous multi-cores

Similar Documents

Cache-Aware Utilization Control for Energy Efficiency in Multi-Core Real-Time Systems

Performance Optimization by Dynamically Altering Cache Replacement Algorithm in CPU-GPU Heterogeneous Multi-Core Architecture

PERFORMANCE OF PRIVATE CACHE REPLACEMENT POLICIES FOR MULTICORE PROCESSORS

LRU2-MRU collaborative cache replacement algorithm on multi-core system

Redundant cache data eviction in a multi-core environment.

A Cache-Partition Aware Replacement Policy for Chip Multiprocessors (2006)

A Multi-version Cache Replacement and Prefetching Policy for Hybrid Data Delivery Environments (2002)

Exploring locking & partitioning for predictable shared caches on multi-cores

Managing Off-Chip Bandwidth: A case for Bandwidth-Friendly Replacement Policy (2009)

A hybrid cache replacement policy for heterogeneous multi-cores