NDLI: DNA tiling for digital evolvable hardware

Content Provider	IEEE Xplore Digital Library
Author	Haddow, P.C. Gautam, V.K.
Copyright Year	2013
Description	Author affiliation: Dept. of Comput. Sci. & Inf., Norwegian Univ. of Sci. & Technol. (NTNU), Trondheim, Norway (Haddow, P.C.; Gautam, V.K.)
Abstract	Platforms for digital evolvable hardware have been dominated by reconfigurable chips in the form of Field Programmable Gate Arrays (FPGA). Despite a number of successes with such a computation medium for evolving digital designs, it is commonly accepted that technological constraints are limiting the potential inherent in such evolutionary techniques. Thus, it is desirable to investigate potential technologies that enable exploitation of the technology itself, despite a digital computational model. This paper presents a preliminary investigation into DNA tiling as a platform for digital Evolvable Hardware. Consideration is given to ways in which such a biological medium could be adapted so as to offer a platform for digital design, exploitable and tunable through the application of an evolutionary algorithm, enabling a digital design to emerge. The solutions proposed consider two different forms of DNA tiling Algorithmic and Logical. Further, the proposed solutions are compared to FPGA technology in the light of the requirements that evolutionary approaches place on the underlying technology and challenges highlighted provide a guideline for further investigation into the viability of such a platform.
Starting Page	104
Ending Page	111
File Size	505073
Page Count	8
File Format	PDF
ISBN	9781467358699
DOI	10.1109/ICES.2013.6613289
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-04-16
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Self-assembly Evolvable Hardware Tiles DNA Logic gates DNA tiling Evolution Hardware Bonding Field programmable gate arrays Digital Design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A combinatorial digital circuit with evolutionary algorithm for evolvable hardware software codesign

Digital circuit evolution and fitness landscapes

A Flexible Bit-Stream Level Evolvable Hardware Platform Based on FPGA

Fitness functions for the unconstrained evolution of digital circuits

Evolvable Internet hardware platforms

FPGA-based fine grain processor array design considerations

Music synthesizer for Digital Logic Design course

Approaching evolvable hardware to reality: The role of dynamic reconfiguration and virtual meso-structures

Intrinsic evolution of digital circuits based on a reconfigurable hyper-structure

DNA tiling for digital evolvable hardware

Similar Documents

A combinatorial digital circuit with evolutionary algorithm for evolvable hardware software codesign

Digital circuit evolution and fitness landscapes

A Flexible Bit-Stream Level Evolvable Hardware Platform Based on FPGA

Fitness functions for the unconstrained evolution of digital circuits

Evolvable Internet hardware platforms

FPGA-based fine grain processor array design considerations

Music synthesizer for Digital Logic Design course

Approaching evolvable hardware to reality: The role of dynamic reconfiguration and virtual meso-structures

Intrinsic evolution of digital circuits based on a reconfigurable hyper-structure

DNA tiling for digital evolvable hardware