NDLI: Product Reed-Solomon Codes for Implementing NAND Flash Controller on FPGA Chip

Content Provider	IEEE Xplore Digital Library
Author	Changgeun Kim Sunwook Rhee Juhee Kim Yong Jee
Copyright Year	2010
Abstract	In this paper, we propose a (255, 231) product Reed-Solomon(RS) code for non-volatile NAND flash memory systems. Reed-Solomon codes are the most diversely used in data storage systems, but powerful for burst errors only. In order to correct multiple random errors and burst errors, another efficient decoding algorithms are required. The product code composing of column-wise Reed-Solomon codes and row-wise Reed-Solomon codes may allow to decode multiple errors beyond their error correction capability. The proposed code consists of two shortened Reed-Solomon codes and a conventional Reed-Solomon code. We implement the proposed coding scheme on a FPGA-based simulator with using an Altera Stratix II FPGA device. The proposed code can correct 16 symbol errors. For 8-bit symbol memory system, the code has the coding gain of 1.8 dB and the bandwidth of 1.07 Gbps when operated at 290 MHz with the power consumption of 26.4 mW.
Starting Page	281
Ending Page	285
File Size	614786
Page Count	5
File Format	PDF
ISBN	9781424460793
e-ISBN	9781424460809
DOI	10.1109/ICCEA.2010.63
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-03-19
Publisher Place	Indonesia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	NAND flash memory Product codes FPGA Error correction code Decoding Reed-Solomon code Data storage systems Reed-Solomon codes Nonvolatile memory Bandwidth Product code Error correction codes Error correction Field programmable gate arrays Gain
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implementing nand flash controller using product reed solomon code on fpga chip.

Design and implementation of fpga system to reduce reed- solomon errors.

Implementing NAND Flash Controller using Product Reed Solomon code on FPGA chip

Error correction for multi-level NAND flash memory using Reed-Solomon codes

A new IP core for fast error detection and fault tolerance in COTS-based solid state mass memories

Design and implementation of a NAND Flash controller in SoC

Field programmable gate array (FPGA) for iterative code evaluation

FPGA oriented design of parity sharing RS codecs

Performance evaluation of Galois Field arithmetic operators for optimizing Reed Solomon Codec

Product Reed-Solomon Codes for Implementing NAND Flash Controller on FPGA Chip

Similar Documents

Implementing nand flash controller using product reed solomon code on fpga chip.

Design and implementation of fpga system to reduce reed- solomon errors.

Implementing NAND Flash Controller using Product Reed Solomon code on FPGA chip

Error correction for multi-level NAND flash memory using Reed-Solomon codes

A new IP core for fast error detection and fault tolerance in COTS-based solid state mass memories

Design and implementation of a NAND Flash controller in SoC

Field programmable gate array (FPGA) for iterative code evaluation

FPGA oriented design of parity sharing RS codecs

Performance evaluation of Galois Field arithmetic operators for optimizing Reed Solomon Codec

Product Reed-Solomon Codes for Implementing NAND Flash Controller on FPGA Chip