NDLI: Quantifying the improvement in energy savings for LTE eNodeB baseband subsystem with technology scaling and multi-core architectures

Content Provider	IEEE Xplore Digital Library
Author	Boyapati, H.K. Rajakumar, R.V. Chakrabarti, S.
Copyright Year	2012
Description	Author affiliation: G S S School of Telecommunications, Indian Institute of Technology, Kharagpur 721302, India (Boyapati, H.K.; Chakrabarti, S.) \|\| Rajiv Gandhi University of Knowledge, Technologies, Campus of IIITH, Gachibowli, Hyderabad - 500032, India (Rajakumar, R.V.)
Abstract	Recent wireless broadband cellular standards are aimed at making provisions for supporting very high data rate applications in limited available bandwidth. The most sophisticated as well as computationally complex subsystem of a transceiver of any such system is the baseband processing part of the system. A multi-core processor is typically needed to provide the required computational power for implementing the complex baseband processing subsystem such as that of LTE transceiver. The energy consumption in the baseband part of subsystem is a very significant component of the total energy expenditure of a cellular radio system, particularly when system employs MIMO and advanced VLSI state of art. This paper aims at reducing the energy consumption and also quantify the achievable energy savings by applying the recent trends in VLSI such as CMOS technology scaling and usage of new heterogeneous multi-core architectures specific to signal processing. To be able to explore and apply these energy efficient techniques, we have first estimated the energy consumption in LTE baseband functions then we have explored possible energy savings obtained from technology scaling and optimum heterogeneous combination of architectures for mapping baseband algorithms.
Starting Page	1
Ending Page	5
File Size	371718
Page Count	5
File Format	PDF
ISBN	9781467308151
e-ISBN	9781467308168
DOI	10.1109/NCC.2012.6176833
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-02-03
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Baseband Power demand Multicore processing 3G mobile communication Digital signal processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Energy Efficient Multi-Core Modem Architecture for LTE Mobile Terminals

Energy consumption assessment in LTE baseband of eNodeB and guidelines for green baseband subsystems

System Level Power Characterization of Multi-core Computers with Dynamic Frequency Scaling Support

Low power strategy about correlator array for CDMA baseband processor

Multi-Antenna Systems for LTE eNodeB

Green software development for multi-core architectures

An application-tailored dynamically reconfigurable hardware architecture for digital baseband processing

Utilizing eNodeB sleep mode to improve the energy-efficiency of dense LTE networks

A High Efficient Common IPC for LTE Layer1 Multi-core DSP/SoC System

Quantifying the improvement in energy savings for LTE eNodeB baseband subsystem with technology scaling and multi-core architectures

Similar Documents

An Energy Efficient Multi-Core Modem Architecture for LTE Mobile Terminals

Energy consumption assessment in LTE baseband of eNodeB and guidelines for green baseband subsystems

System Level Power Characterization of Multi-core Computers with Dynamic Frequency Scaling Support

Low power strategy about correlator array for CDMA baseband processor

Multi-Antenna Systems for LTE eNodeB

Green software development for multi-core architectures

An application-tailored dynamically reconfigurable hardware architecture for digital baseband processing

Utilizing eNodeB sleep mode to improve the energy-efficiency of dense LTE networks

A High Efficient Common IPC for LTE Layer1 Multi-core DSP/SoC System

Quantifying the improvement in energy savings for LTE eNodeB baseband subsystem with technology scaling and multi-core architectures