NDLI: Novel architectures for real-time matching in hyperspectral images

Content Provider	IEEE Xplore Digital Library
Author	Horstrand, P. Lopez, S. Callico, G.M. Lopez, J.F. Sarmiento, R.
Copyright Year	2011
Description	Author affiliation: Institute for Applied Microelectronics (IUMA), Universidad de Las Palmas de Gran Canaria (ULPGC) (Horstrand, P.; Lopez, S.; Callico, G.M.; Lopez, J.F.; Sarmiento, R.)
Abstract	Hyperspectral images are nowadays used in multiple fields, such as medical diagnosis, assessment of food quality, or enviromental monitoring, just to name some. Due to their inherent nature, a great number of these applications require the implementation of a real time hyperspectral image processing system. However, most of the research effort so far has been concentrated on the development of mathematical algorithms to process these images, rather than in the implementation of them into a piece of hardware able to face with real time requirements. In this paper, the architectural design and hardware implementation of two hyperspectral matching algorithms (spectral angle and cross correlation) onto a Virtex-5 FPGA device are presented. In this sense, the goal of this work is not only to reduce image processing times by mapping these algorithms onto a programmable hardware platform, but also to provide a comparison between them in different terms, such as area occupation and throughput, than the ones normally used in the hyperspectral literature. The results demonstrate the achievement of speed-up factors of almost 600 times when compared with pure software implementations, as well as the higher hardware efficiency of the spectral angle with respect to the cross correlation algorithm. In addition, the benefits of adopting a pipelined architectural approach for the implementation of both algorithms are also proved, leading to a reduction in the time required for processing one hyperspectral cube of more than one order of magnitude with respect to state-of-the-art FPGA implementations.
Starting Page	1
Ending Page	4
File Size	347799
Page Count	4
File Format	PDF
ISBN	9781457722028
ISSN	21586268
e-ISBN	9781457722011
DOI	10.1109/WHISPERS.2011.6080921
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-06
Publisher Place	Portugal
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Pipelines FPGA Computer architecture Hardware Real time Cross Correlation Field programmable gate arrays Hyperspectral imaging Spectral Angle
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA-based architecture for hyperspectral unmixing

FPGA Design of an Automatic Target Generation Process for Hyperspectral Image Analysis

Hardware realization of locally normalized cross correlation algorithm

A Scalable and Dynamically Reconfigurable FPGA-Based Embedded System for Real-Time Hyperspectral Unmixing

FPGA support for satellite computations of hyper spectral images

FPGA design and implementation of a real-time stereo vision system

An NProd Algorithm IP Design for Real-Time Image Matching Application onto FPGA

FPGA Implementation of Abundance Estimation for Spectral Unmixing of Hyperspectral Data Using the Image Space Reconstruction Algorithm

FPGA implementation for stereo matching algorithm

Novel architectures for real-time matching in hyperspectral images

Similar Documents

FPGA-based architecture for hyperspectral unmixing

FPGA Design of an Automatic Target Generation Process for Hyperspectral Image Analysis

Hardware realization of locally normalized cross correlation algorithm

A Scalable and Dynamically Reconfigurable FPGA-Based Embedded System for Real-Time Hyperspectral Unmixing

FPGA support for satellite computations of hyper spectral images

FPGA design and implementation of a real-time stereo vision system

An NProd Algorithm IP Design for Real-Time Image Matching Application onto FPGA

FPGA Implementation of Abundance Estimation for Spectral Unmixing of Hyperspectral Data Using the Image Space Reconstruction Algorithm

FPGA implementation for stereo matching algorithm

Novel architectures for real-time matching in hyperspectral images