NDLI: Efficient congestion-aware selection method for on-chip networks

Please wait, while we are loading the content...

2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)

2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)

2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)

7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)

6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)

Asymmetric cache coherency: Improving multicore performance for non-uniform workloads

Exploiting multicast messages in cache-coherence protocols for NoC-based MPSoCs

Evaluating the feasibility of network coding for NoCs

FPGA SDK for nanoscale architectures

FPGA physical-design automation using Model-Driven Engineering

Fast prototyping environment for embedded reconfigurable units

A prototyping environment for high performance reconfigurable computing

HeMPS-S: A homogeneous NoC-based MPSoCs framework prototyped in FPGAs

Achieving hardware security for reconfigurable systems on chip by a proof-carrying code approach

Secure extensions of FPGA soft core processors for symmetric key cryptography

Secure remote reconfiguration of an FPGA-based embedded system

Monitoring communication channels on a shared memory multi-processor system on chip

Dynamic resource management in modern multicore SoCs by exposing NoC services

Multi-objective mapping for matrix-based nanocomputer architectures

Dataflow programming model for reconfigurable computing

Evaluation of speculative execution techniques for high-level language to hardware compilation

A reconfigurable fabric supporting full C/C++ input

A dependable and dynamic network on chip suitable for FPGA-based reconfigurable systems

High-performance on-chip network platform for memory-on-processor architectures

Temperature-based covert channel in FPGA systems

Partial reconfiguration in the implementation of autonomous radio receivers for space

Self-reparable system on FPGA for single event upset recovery

A self-reconfigurable platform for general purpose image processing systems on low-cost spartan-6 FPGAs

A SDM-TDM based circuit-switched router for on-chip networks

A new mechanism to reduce congestion on TDM networks-on-chips

An approach for power and performance evaluation of reconfigurable SoC at mixed abstraction levels

Exploring heterogeneous NoC-based MPSoCs: From FPGA to high-level modeling

Invited paper: Design criteria for dependable System-on-Chip architectures

$Re^{2}DA:$ Reliable and reconfigurable dynamic architecture

Invited paper: System-wide fault management based on IEEE P1687 IJTAG

Automatic saboteur placement for emulation-based multi-bit fault injection

Invited paper: Parallel programming and run-time resource management framework for many-core platforms: The 2PARMA approach

Implementation, integration, and verification of MIMAX WLAN modem

SPARTAN project: Efficient implementation of computer vision algorithms onto reconfigurable platform targeting to space applications

Enhancing learning of digital systems using a remote FPGA lab

Invited paper: Implementing digital data hiding algorithms in reconfigurable hardware — Experiences on teaching and research

Extending Java for heterogeneous embedded system description

Differential pair routing to balance dual signals of WDDL designs in cluster-based Mesh FPGA

RecoNoC: A reconfigurable network-on-chip

Simulations of NoC topologies for generalized hierarchical completely-connected networks

Approach of an FPGA based adaptive stepper motor control system

Genetic mapping of hard real-time applications onto NoC-based MPSoCs — A first approach

Self-organization of reconfigurable processing elements during mobile robots missions

NoCmodel: An extensible framework for Network-on-Chips modeling

Notice of Violation of IEEE Publication PrinciplesThe co-simulation interface SystemC/Matlab applied in JPEG algorithm

Runtime-datapath-remapping for fault-tolerant coarse-grained reconfigurable architectures

A study on fine granular fault tolerance methodologies for FPGAs

Study and modeling of a new configuration of an optical network on chip (ONOC) using FDTD

Reconfigurable streaming processor core with interconnected floating-point arithmetic units for multicore adaptive signal processing systems

Towards a power and energy efficient use of partial dynamic reconfiguration

FPGA bitstream protection with PUFs, obfuscation, and multi-boot

Comparison of periodic and aperiodic task models for cyber-physical-systems

Efficient congestion-aware selection method for on-chip networks

Exploration of MPSoC monitoring and management systems

The Xilinx Design Language (XDL): Tutorial and use cases

Efficient congestion-aware selection method for on-chip networks

Content Provider	IEEE Xplore Digital Library
Author	Ebrahimi, M. Daneshtalab, M. Liljeberg, P. Plosila, J. Tenhunen, H.
Copyright Year	2011
Description	Author affiliation: Department of Information Technology, University of Turku, Finland (Ebrahimi, M.; Daneshtalab, M.; Liljeberg, P.; Plosila, J.; Tenhunen, H.)
Abstract	The choice of routing algorithm can have a large impact on the performance of on-chip networks. As adaptive routing algorithms may return a set of output channels, a selection method (routing policy) is employed to choose the appropriate output channel from the given set. In this paper, we present a novel on-chip network structure to detect the local and non-local congested areas. Based on the presented structure, an efficient congestion-aware selection method is proposed to choose an output channel that allows a packet to be routed through a less congested area.
Starting Page	1
Ending Page	4
File Size	268253
Page Count	4
File Format	PDF
ISBN	9781457706400
e-ISBN	9781457706424
DOI	10.1109/ReCoSoC.2011.5981543
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-20
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Adaptive systems Heuristic algorithms Oceans Benchmark testing Routing System-on-a-chip
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in