NDLI: An Architecture for Implementation of IEEE1588v2 over MPLS/MPLS-TP Networks

Content Provider	IEEE Xplore Digital Library
Author	Jain, V. Gandhi, A.S.
Copyright Year	2014
Description	Author affiliation: Dept. of Electron. Eng., Visvesvaraya Nat. Inst. of Technol., Nagpur, India (Jain, V.; Gandhi, A.S.)
Abstract	IEEE 1588v2 has emerged as the prime candidate for synchronization of PSN (Packet Switched Network). It is an asynchronous protocol and operates on master-slave hierarchy. Telecom profile of 1588v2 i.e. ITU G.8275.x is under standardization and discussions for various aspects are underway. Similarly MPLS has been adopted as core transport technology for present PSN. In this paper implementation of IEEE 1588v2 on the top of MPLS/MPLS-TP have been considered. An alternate for the most important aspect of IEEE 1588v2 i.e. BMCA (Best Master Clock Algorithm) has been proposed after studying different prevailing algorithms. Presently, failure of master initiates re-election of a master which takes approximately 10 sync periods. During re-election period, all slaves in the system continue on their own and there is probability of degradation of performance of synchronous system of the network. Considering above, an algorithm has been proposed to reduce the period of re-election of the master signal, considering the attributes and limitations of the MPLS/MPLS-TP and properties of the 1588v2. NS-2 has been used as simulation platform. We have proposed an algorithm based on the probing packets which keep on checking the routes to avoid disruption of the SYNC signal. In the proposed mesh type architecture, three nodes act as masters for three domains and our purpose is to make available SYNC signal to them in various failure conditions. According to interruption of routes, SYNC signal is switched to healthy route.
Sponsorship	IEEE Comput. Soc.
Starting Page	222
Ending Page	227
File Size	831386
Page Count	6
File Format	PDF
e-ISBN	9781479930708
DOI	10.1109/CSNT.2014.51
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-04-07
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multiprotocol label switching Ports (Computers) BMCA Switches MPLS-TP PSN IEEE 1588v2 Synchronization Probes NS-2 MPLS Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in