NDLI: Asymmetrical Positive Feedback Adiabatic Logic for Low Power and Higher Frequency

Content Provider	IEEE Xplore Digital Library
Author	Bhaaskaran, V.S.K.
Copyright Year	2010
Abstract	This paper presents the quasi-adiabatic Asymmetrical Positive Feedback Adiabatic Logic (APFAL) for low power operation through energy recovery technique. The topology of a logic gate defines the logic effort and it determines the gate sensitivity. The APFAL strives to reduce the logic effort of one arm of the 2N2P latch which results in reduced values of adiabatic and non-adiabatic power components. The use of asymmetric complementary functional blocks in the sense-amplifier structure achieves this. Furthermore, the APFAL incurs reduced transients and minimized floating node problems. It is a diode-free and dual rail logic offering both the true and complementary outputs. It achieves significant reduction in switched capacitance resulting in faster response. Efficient energy recovery is achieved for frequency range of up to 500 MHz. The need for reduced interconnects and realization of less leakage are the added advantages. Validation is done through full-custom designed arithmetic circuits. Comparison with static CMOS and PFAL circuits are made to validate the design. In post-layout simulations, the 8-bit APFAL multiplier achieves an adiabatic gain of 14.91 at 100 MHz to 6.45 at 500 MHz against the static CMOS counterpart. Energy savings of 27% and 22.5% are achieved against the optimized PFAL 4-bit CLA and 8-bit multiplier equivalent circuits respectively, at 500 MHz.
Starting Page	5
Ending Page	9
File Size	623469
Page Count	5
File Format	PDF
ISBN	9781424480937
DOI	10.1109/ARTCom.2010.74
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-10-16
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy recovery logic Layout Logic gates Capacitance Adiabatic circuit Inverters Positive Feedback Adiabatic Logic CMOS integrated circuits Charge recovery logic Integrated circuit modeling Transient analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in