NDLI: Multi-bit Output LFSR Kernel Architecture for a Low Power Design for the Link Encryption in Bluetooth and WiMAX Protocols in Software Defined Radios

Content Provider	IEEE Xplore Digital Library
Author	Khairnar, C.N. Kamal, R. Tokekar, S.
Copyright Year	2010
Abstract	A Multi-bit output Linear Feedback Shift Register (MBO LFSR) based kernel (computational object) is proposed. This paper describes the results of a study on the required hardware components in the MBO LFSR kernel. The kernel provides an advantage of required programmability in computing hardware of a Software Defined Radio (SDR) along with the low power implementation in processing of digital wireless standards and protocols. The proposed kernel uses shared memory-block architecture. It significantly reduces the energy dissipation in the memory accesses (Paccess). There is dominating effect and energy cost in modulus operation. The kernel replaces modulus operation by an equivalent operation, which drastically reduces the number of machine cycles and thus execution time. The kernel has the characteristics of reduced switching activity. Proper use of LFSR polynomial and a systematic optimization approach at all levels of the design enabled a low power design of the kernel. The MBO LFSR kernel is shown to be applicable in the link encryption of Bluetooth wireless 802.15.1 and OFDM based protocols WLAN 802.11a and WiMAX 802.16 standards. The paper also gives the results for computations for the dynamic power consumption (Pdynamic) in the different kernel components and total Pdynamic for the kernel. The paper also gives the results when using a gated clock for obtaining the lower Pdynamic in the MBO LFSR components. The results of simulating the kernel will be taken up in future to verify the results of the computations.
Starting Page	45
Ending Page	50
File Size	639605
Page Count	6
File Format	PDF
ISBN	9781424480937
DOI	10.1109/ARTCom.2010.81
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-10-16
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Protocols Bluetooth Software defined radio WiMAX Switching activity Bluetooth and WiMAX Low-power multi-bit output (MBO) Linear Feedback Shift Register (LFSR) architecture Computer architecture Polynomials Dynamic power consumption (P_dynamic) Kernel Clocks Power consumed in memory accesses (P_access)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-power LFSR Kernel Architecture in Mobile Transmitter and Receiver Protocols and Software Defined Radios

Low-power lfsr kernel architecture in mobile transmitter and receiver protocols and software defined radios.

New lightweight AES S-box using LFSR

Multiple-output low-power linear feedback shift register design

A reconfigurable linear feedback shift register (LFSR) for the Bluetooth system

From hardware to software synthesis of linear feedback shift registers.

High speed VLSI architecture for general linear feedback shift register (LFSR) structures

From Hardware to Software Synthesis of Linear Feedback Shift Registers (2007)

A Low Power Test-per-Clock BIST Scheme through Selectively Activating Multi Two-Bit TRCs

Multi-bit Output LFSR Kernel Architecture for a Low Power Design for the Link Encryption in Bluetooth and WiMAX Protocols in Software Defined Radios

Similar Documents

Low-power LFSR Kernel Architecture in Mobile Transmitter and Receiver Protocols and Software Defined Radios

Low-power lfsr kernel architecture in mobile transmitter and receiver protocols and software defined radios.

New lightweight AES S-box using LFSR

Multiple-output low-power linear feedback shift register design

A reconfigurable linear feedback shift register (LFSR) for the Bluetooth system

From hardware to software synthesis of linear feedback shift registers.

High speed VLSI architecture for general linear feedback shift register (LFSR) structures

From Hardware to Software Synthesis of Linear Feedback Shift Registers (2007)

A Low Power Test-per-Clock BIST Scheme through Selectively Activating Multi Two-Bit TRCs

Multi-bit Output LFSR Kernel Architecture for a Low Power Design for the Link Encryption in Bluetooth and WiMAX Protocols in Software Defined Radios