NDLI: Wormhole algorithm with load balancing method for fault-tolerance routing in mesh based NoCs

Content Provider	IEEE Xplore Digital Library
Author	Mehrizi, H.S. Zeinali, E.
Copyright Year	2013
Description	Author affiliation: Dept. of Electr., IT & Comput. Sci., Islamic Azad Univ., Qazvin, Iran (Mehrizi, H.S.; Zeinali, E.)
Abstract	This paper presents an adaptive routing algorithm for 2D mesh network-on-chips (NoCs). The algorithm is based on DyXY routing algorithm. Our proposed routing algorithm is a very low cost fault-tolerance routing method to tolerate at least one faulty link in mesh-based on chip networks. It is a distributed, adaptive, congestion-aware and deadlock-free routing algorithm where only two virtual channels are used for adaptiveness and fault-tolerance. This is obtained by using two congestion flags between each two nodes which demonstrate the existence of congestion in a row or column. The same flags may be used to alarm a link failure in a row or column. The network performance, fault-tolerance capability and hardware overhead are computed through appropriate simulations. The experimental results show that the overall reliability and throughput of a NoCs is significantly elevated against at least one link failure with only a small latency overhead.
Sponsorship	IEEE Poland Sect. CAS Chapt.
Starting Page	354
Ending Page	359
File Size	973986
Page Count	6
File Format	PDF
ISBN	9788362065172
ISSN	23260319
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-09-26
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Poznan Univ of Technology
Subject Keyword	Performance evaluation Virtual channel Fault tolerance Routing algorithm Fault tolerant systems Network-on-chip Routing Congestion Reconfiguration
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A load balancing method for improving fault tolerance in mesh based networks on chip

An Innovative Fault-Tolerant Method for 2-D Mesh-Based Network-on-Chip Routing

A fault-tolerant and congestion-aware routing algorithm for Networks-on-Chip

If-cube3: An Improved Fault-Tolerant Routing Algorithm to achieve less latency in NoCs

An Enhanced Fault-Tolerant Routing Algorithm for Mesh Network-on-Chip

A new low cost fault tolerant solution for mesh based NoCs

Generation and performance evaluation of reconfigurable random routing algorithm for 2D-mesh NoCs

Fault-Tolerant Routing Algorithm for Network on Chip without Virtual Channels

Fault-tolerant Routing for Irregular Faulty Patterns in 2D-Mesh Without Virtual Channel

Wormhole algorithm with load balancing method for fault-tolerance routing in mesh based NoCs

Similar Documents

A load balancing method for improving fault tolerance in mesh based networks on chip

An Innovative Fault-Tolerant Method for 2-D Mesh-Based Network-on-Chip Routing

A fault-tolerant and congestion-aware routing algorithm for Networks-on-Chip

If-cube3: An Improved Fault-Tolerant Routing Algorithm to achieve less latency in NoCs

An Enhanced Fault-Tolerant Routing Algorithm for Mesh Network-on-Chip

A new low cost fault tolerant solution for mesh based NoCs

Generation and performance evaluation of reconfigurable random routing algorithm for 2D-mesh NoCs

Fault-Tolerant Routing Algorithm for Network on Chip without Virtual Channels

Fault-tolerant Routing for Irregular Faulty Patterns in 2D-Mesh Without Virtual Channel

Wormhole algorithm with load balancing method for fault-tolerance routing in mesh based NoCs