NDLI: A high reliability design for space-borne large-scale SRAM-based FPGAs with low requirement of memory space

Content Provider	IEEE Xplore Digital Library
Author	Zhonghua Zhou Kang Wang Jiapeng Wu Qunyang Wang Dongbo Pei
Copyright Year	2015
Description	Author affiliation: Space Star Technol. Co., Ltd., Beijing, China (Kang Wang; Jiapeng Wu; Qunyang Wang; Dongbo Pei) \|\| Intermediate Eng. of Space Star Technol. Co., Ltd., Beijing, China (Zhonghua Zhou)
Abstract	As FPGA is increasingly used by satellitic navigation receivers and many other space-based electronic devices, the influence on SRAM-based FPGA which caused by the robust ability of single event upsets (SEU) has become one of the most important topics for exploiting space-based equipments. Traditional online reconfigure system of SRAM-based FPGA needs both of original bit stream file and mask file, and therefore the memory space is doubled. Focus on this problem, this paper proposed a self-hosting configure management system for SRAM-based FPGA, which is based on compression algorithm. A compress and relevant decompress strategy is used to make full use of PROMs' resources. The double-channel-reload method is used to improve the reliability of the SRAM-based FPGA in space radiation environment. Results of simulation show that, this design can effectively cure the influence from SEU and costs less hardware room.
Starting Page	482
Ending Page	486
File Size	1805223
Page Count	5
File Format	PDF
e-ISBN	9781479974894
DOI	10.1109/ICIST.2015.7289020
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-04-24
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Navigation PROM Quantum cascade lasers Field programmable gate arrays Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low power reconfigurable FPGA based on SRAM

VLSI design of low power SRAM architectures for FPGAs

Pattern-based injections in processors implemented on SRAM-based FPGAs

Flash-based FPGAs in space, design guidelines and trade-off for critical applications

Enabling SRAM-PUFs on Xilinx FPGAs

Power Optimization Techniques for SRAM-Based FPGAs

Improving Reliability of SRAM-Based FPGAs by Inserting Redundant Routing

Fault-tolerance techniques for SRAM-based FPGAs

A new reconfigurable clock-gating technique for low power SRAM-based FPGAs

A high reliability design for space-borne large-scale SRAM-based FPGAs with low requirement of memory space

Similar Documents

Low power reconfigurable FPGA based on SRAM

VLSI design of low power SRAM architectures for FPGAs

Pattern-based injections in processors implemented on SRAM-based FPGAs

Flash-based FPGAs in space, design guidelines and trade-off for critical applications

Enabling SRAM-PUFs on Xilinx FPGAs

Power Optimization Techniques for SRAM-Based FPGAs

Improving Reliability of SRAM-Based FPGAs by Inserting Redundant Routing

Fault-tolerance techniques for SRAM-based FPGAs

A new reconfigurable clock-gating technique for low power SRAM-based FPGAs

A high reliability design for space-borne large-scale SRAM-based FPGAs with low requirement of memory space