NDLI: Cell drop threshold architecture for multi-class shared buffer with finite memory size

Content Provider	IEEE Xplore Digital Library
Author	Rahman, A.A.A. Seman, K. Saadan, K. Samingan, A.K. Azman, A.
Copyright Year	2011
Description	Author affiliation: Faculty of Science & Technology, Universiti Sains Islam, Malaysia (USIM), Negeri Sembilan, Malaysia (Seman, K.) \|\| Faculty of Computer Science & IT, Universiti Putra Malaysia (UPM), Selangor, Malaysia (Samingan, A.K.) \|\| Next Generation Access, Telekom Research & Development, Selangor, Malaysia (Rahman, A.A.A.; Saadan, K.)
Abstract	Shared buffer is commonly used to utilize the buffer in the switch. In order to minimize the cell lost of high class traffic in multi-class switch, the threshold is set to drop the low class cells in the shared buffer. This will give more space to accommodate the high class traffic cells. In this paper, we analyse the performance of shared buffer with different threshold settings. The multi-class shared buffer architecture is developed for 16×16 ports switch, which is targeted for Xilinx FPGA implementation. The performance of the multi-class shared buffer switch is analysed in term of the achievable throughput as well as the drop probability. Based on the simulation with different threshold settings, it is observed that the optimum selection of cell drop threshold depends on the size of the shared buffer that triggers the RAM threshold.
Starting Page	319
Ending Page	324
File Size	414722
Page Count	6
File Format	PDF
ISBN	9781457720581
e-ISBN	9781457720598
DOI	10.1109/ICCAIE.2011.6162153
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-12-04
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Shared buffer Microprocessors Simulation Random access memory Computer architecture Switches Telecommunication traffic Throughput Architecture design Multi-class Cell drop threshold
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implementation of multi-class shared buffer with finite memory size

CLR in multicast ATM switches with shared memory and buffer management

Dynamic thresholds for shared buffer switches with variable length packets

Design and implementation of a shared memory switch fabric

Design of a shared buffer management scheme for ATM switches

Design of a nonblocking shared-memory copy network for ATM

Performance Modeling of a Reconfigurable Shared Buffer for High-Speed Switch/Router

A Multi-VC Dynamically Shared Buffer with Prefetch for Network on Chip

Cost Sensitive Pushout Policy and Expelling Policy with Dynamic Threshold for Shared memory switches with Versatile Traffic

Cell drop threshold architecture for multi-class shared buffer with finite memory size

Similar Documents

Implementation of multi-class shared buffer with finite memory size

CLR in multicast ATM switches with shared memory and buffer management

Dynamic thresholds for shared buffer switches with variable length packets

Design and implementation of a shared memory switch fabric

Design of a shared buffer management scheme for ATM switches

Design of a nonblocking shared-memory copy network for ATM

Performance Modeling of a Reconfigurable Shared Buffer for High-Speed Switch/Router

A Multi-VC Dynamically Shared Buffer with Prefetch for Network on Chip

Cost Sensitive Pushout Policy and Expelling Policy with Dynamic Threshold for Shared memory switches with Versatile Traffic

Cell drop threshold architecture for multi-class shared buffer with finite memory size