NDLI: Greater mobility through lower power

Content Provider	IEEE Xplore Digital Library
Author	Browning, D.W. Distefano, E.
Copyright Year	2010
Description	Author affiliation: PC Client Group, Intel Corporation, Santa Clara, CA (Browning, D.W.; Distefano, E.)
Abstract	Mobile Original Equipment Manufacturers (OEMs) place great emphasis on creating unique system designs to differentiate themselves in the mobile market. Intel Corporation's introduction of low-power, high-performance Intel® processors based on original 45 nm Intel Core™ microarchitecture, originally referred to by the codename Penryn, brings a new level of opportunity for differentiation into the mainstream segment without sacrificing performance. The Mobile Penryn family of processors offers mainstream performance at 25 watts (W) Thermal Design Power (TDP), 10 W less than previous generation processors. In this paper we discuss the fundamentals of system cooling capabilities in any given form factor and look at how power relates to the thinner, cooler, and quieter systems.
Starting Page	1
Ending Page	5
File Size	626762
Page Count	5
File Format	PDF
ISBN	9781424482733
e-ISBN	9781424482757
DOI	10.1109/ICEAC.2010.5702305
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-16
Publisher Place	Egypt
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Program processors Cooling Atmospheric modeling Mobile communication Skin System analysis and design Noise level
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Back-annotation of gate-level power properties into system level descriptions

A System-Level Model for Runtime Power Estimation on Mobile Devices

Dynamic, non-linear cache architecture for power-sensitive mobile processors

CAT: An extensible system-level power Consumption Analysis Toolbox for Model-Driven design

Air-cooling optimization at system level

Design space pruning through hybrid analysis in system-level design space exploration

CDMA system design through asymptotic analysis

Characterizing and evaluating voltage noise in multi-core near-threshold processors

Investigate and Control of Power Transformer Noise

Greater mobility through lower power

Similar Documents

Back-annotation of gate-level power properties into system level descriptions

A System-Level Model for Runtime Power Estimation on Mobile Devices

Dynamic, non-linear cache architecture for power-sensitive mobile processors

CAT: An extensible system-level power Consumption Analysis Toolbox for Model-Driven design

Air-cooling optimization at system level

Design space pruning through hybrid analysis in system-level design space exploration

CDMA system design through asymptotic analysis

Characterizing and evaluating voltage noise in multi-core near-threshold processors

Investigate and Control of Power Transformer Noise

Greater mobility through lower power