NDLI: A hybrid dual-core Reconfigurable Processor for EBCOT tier-1 encoder in JPEG2000 on next generation of digital cameras

Content Provider	IEEE Xplore Digital Library
Author	Xin Zhao Erdogan, A.T. Arslan, T.
Copyright Year	2010
Description	Author affiliation: The University of Edinburgh, School of Engineering, Kings Buildings, EH9 3JL, Scotland, UK (Xin Zhao; Erdogan, A.T.; Arslan, T.)
Abstract	In this paper, we present a JPEG2000 EBCOT tier-1 encoder based on a hybrid dual-core processor composed of a coarse-grained Dynamically Reconfigurable Processor (DRP) and an ARM core targeting next generation of cameras. The complete EBCOT tier-1 encoder is partitioned into two tasks and mapped onto the two cores respectively according to different potentials of the two processors. A Partial Parallel Architecture (PPA) for the Context Modeling (CM) is employed which can be easily tailored for DRP implementation for higher performance. The Arithmetic Encoder (AE) has been optimized as well, with a shared Dual-Port RAM (DPRAM) acting as the communication intermediate between the two cores. For the entire application, the two tasks can be pipelined via the global DPRAM for better performance. Simulation results show that the resulting architecture provides throughput reaching up to 40fps for a 256×256 8-bit grayscale standard Lena test image and shows its advantage compared with some DSP&VLIW applications. In addition, this hybrid processor also shows its high potential for implementing the complete JPEG2000 encoder on it targeting next generation of camera applications.
Starting Page	84
Ending Page	89
File Size	339004
Page Count	6
File Format	PDF
ISBN	9781424487349
e-ISBN	9781424487356
e-ISBN	9781424487332
DOI	10.1109/DASIP.2010.5706250
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-10-26
Publisher Place	United Kingdom
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	JPEG2000 Pipelines Context Modeling Transform coding Arithmetic Encoder Computer architecture Digital signal processing Throughput Encoding ARM Kernel Dynamically Reconfigurable Processor
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in