NDLI: Design flow of reconfigurable embedded system architecture using LUTs/PLAs

Content Provider	IEEE Xplore Digital Library
Author	Singh, S.K. Singh, R.K. Bhatia, M.P.S.
Copyright Year	2012
Description	Author affiliation: Uttarakhand Technical University, INDIA (Singh, S.K.; Singh, R.K.) \|\| NSIT, University of Delhi, New Delhi. INDIA (Bhatia, M.P.S.)
Abstract	Hardware acceleration and optimization remarkably increases the performance of embedded systems built with reconfigurable computing devices. Reconfigurable computing perform with the help of Reconfigurable devices like FPGA which offer a technique for satisfying performance and flexibility simultaneously with the existing hardware resources for various computations. In this paper, hybrid architecture for reconfigurable embedded system (RES) is proposed which comprised of programmable logic arrays (PLAs) and Look up tables (LUTs) structures. Hybrid (LUTs/PLAs) structure for RES is recognised as Hybrid Reconfigurable Computing Architectures (HRCA). HRCA distributes the implemented digital circuit between LUT and PLA structures because some parts of digital circuit are well matched to implement through LUTs and some other parts are more benefited from product term like structure (PLAs). For several classes of high performance applications, HRCA offers significant savings in total computational delay and logic area comparison with a symmetrical FPGA which contain only LUTs. To address the performance of HRCA, a design flow concept is proposed and various design steps are defined and applied to perform experiments. Initially, results indicate that notable saving in computational delay and logic area of HRCA over symmetrical FPGA. Experiments are performed through MCNC benchmark circuit.
Starting Page	385
Ending Page	390
File Size	1688083
Page Count	6
File Format	PDF
ISBN	9781467329224
e-ISBN	9781467329255
DOI	10.1109/PDGC.2012.6449851
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-12-06
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Embedded system FPGA Programmable logic arrays Benchmark testing Reconfigurable computing HRCA CPLD Table lookup
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Cad optimization technique in reconfigurable computing system using hybrid architecture.

A technology mapping algorithm for CPLD architectures

Reconfigurable computing architecture survey and introduction

Domain-Specific Hybrid FPGA: Architecture and Floating Point Applications

Performance Evaluation of Hybrid Reconfigurable Computing Architecture over Symmetrical FPGA

A survey of dynamically reconfigurable FPGA devices

Sharing FPGA SRAM tables among NPN equivalent LUTs

A high density embedded array programmable logic architecture

Using PLAs to design universal logic modules in FPGAs

Design flow of reconfigurable embedded system architecture using LUTs/PLAs

Similar Documents

Cad optimization technique in reconfigurable computing system using hybrid architecture.

A technology mapping algorithm for CPLD architectures

Reconfigurable computing architecture survey and introduction

Domain-Specific Hybrid FPGA: Architecture and Floating Point Applications

Performance Evaluation of Hybrid Reconfigurable Computing Architecture over Symmetrical FPGA

A survey of dynamically reconfigurable FPGA devices

Sharing FPGA SRAM tables among NPN equivalent LUTs

A high density embedded array programmable logic architecture

Using PLAs to design universal logic modules in FPGAs

Design flow of reconfigurable embedded system architecture using LUTs/PLAs